IBM

Field Engineering

Maintenance Manual

1130 Computing System

PREFACE

This manual contains all maintenance procedures required to service the IBM 1130 Data Processing System.

This manual assumes that the CE has limited experience and/or training on the system and is familiar with the material contained in the Field Engineering Theory of Operation manuals listed in the IBM 1130 Field Engineering Bibliography (Form Y26-1130).

Wiring diagrams (logics) at the engineering change level of that specific machine are included in each machine shipment.

SAFETY

DANGERS

Personal safety cannot be overemphasized.
To ensure your own safety and the safety
of co-workers, make it an everyday practice
to follow safety precautions at all times.
Become familiar with and use the safety
practices outlined in the pocket-size
card, IBM Form 229-1264-1, issued to all
Customer Engineers.

Voltages

Potential difference within the electronic
gates, printed cards, and display back
panel is +48 vdc to -3 vdc. Do not remove
or replace circuit cards when dc power
is on. Do not short out or bypass safety
features.

Power Supplies

Extreme care must be exercised when
servicing or inspecting the power supply
even though the voltage range on the
machine is low. Dangerous voltages and
currents are present even when the system
is in a power-off status. If it is
necessary to connect a test instrument
within the power supply, or to reach into
it for any reason, disconnect the mainline
cord. Discharge capacitors before working
near them. Each heat sink is at an
electrical potential. Do not short heat
sinks to each other or to the machine
frame.

Grounding

Convenience outlets for Customer Engineers
are provided in the 1131, 1132, 1133,
2501, 2310B, 1403, and 1442.
   Machine grounding is required. Three-
wire grounded power cords are provided.
The third wire is for grounding and must
not carry current from any source. It
is important to the safety of personnel
that if any machine of a group is grounded,
all other equipment of the group must be
grounded. Grounded machines must be
placed so that it is not possible for a
person to touch both a grounded machine
and any ungrounded metal equipment.
Grounded machines do not present a hazard
in themselves; the real hazard is from
ungrounded electrical equipment.

Console Printer (Modified IBM SELECTRIC ®)

Working in certain areas of the typewriter
is particularly hazardous because of the
positive action of the typewriter. Follow
safe working practices. Because it is
not possible to foresee each individual
area of exposure, the following general
rules serve as a guide when working on
this equipment.

1. At the completion of a service call,
   replace gear guards and dust shields.
   These safety guards are installed to
   prevent the operator from placing his
   hands too near moving parts. Because
   most operators do not have a complete
   knowledge of the mechanical workings
   of the machine, the only way to protect
   them adequately is to place guards
   over the exposed areas. Be cautious
   when servicing this machine during the
   time the rear guards and dust shields
   are removed.
2. When lubricating, replacing parts,
   etc., make sure the machine is turned
   off. It is a good idea to remove the
   motor plug from the socket after turning
   the switch to the off position.
3. Exercise caution when handling the
   motor. The shaded-pole motor used in
   this machine runs considerably hotter
   than the capacitor type motor used in
   the Model B typewriter.
4. Be particularly careful to avoid injury
   to the hands from sharp edges on stamped
   parts, springs, links, etc. when picking
   up and handling all types of machines.
   Although the safety of the operator
   and the CE is one of the prime
   considerations in the design of the
   product, mass production techniques
   do not permit separate operations on
   each part to provide a smooth edge.
5. Wear safety glasses when performing
   any work that could result in parts,
   lubricants, cleaning solvents, or any
   other materials contacting the eyes.

Note: The word Danger is used in this
manual to indicate procedures that require
extra precautions to ensure personal
safety.

CAUTIONS

Core Storage

Be extremely cautious when working around the core array. Avoid disturbing individual planes. Sense and select wires are welded to pins at the perimeter of the array. Bending these pins can fracture welds or cause shorts between adjacent pins. Use the handles provided and exercise care to prevent the sides from striking the frame of SLT cards whenever it is necessary to remove the array. Do not leave core storage unit unattended when covers are removed.

Oscilloscope

Core Storage

Direct probing of the core planes is not advised because of the physical construction of the core array. Techniques for obtaining current and voltage wave shapes are detailed in section 1.4.6 of this manual.

General

The SLT probe tip should be used when scoping to prevent shorting of voltage pins. Probing with alligator clips or uninsulated tips should be avoided.

Power Supplies

When the system is in a power-off status, 24 vac is present in the power supply area, and 110 vac power is present at the convenience outlets.

SLT Components

Turn off power whenever an SLT card is removed or replaced. Turn off power to the system when wrapping or unwrapping wire or when testing for continuity.

Avoid operating the system for prolonged periods of time with the SLT card covers removed.

Servicing

Clear core storage after servicing the processor to prevent returning the system to the customer with an invalid word in core storage. An invalid word results in a parity error when the word is read from core.

Tying input and output logic functions to ground or to 0 volt level can be helpful in troubleshooting. Exercise care in the disk storage unit to prevent destroying disk storage data when tying lines to the 0 volt level. Some logic blocks can be tied to the +3 volt level. It is necessary to evaluate the physical construction of the component circuits, both input and output, on a line before it can be determined whether the +3 volt level will be effective. Information about the component circuits is not now available in the field. In general, use a 0 volt level and work back to an input or an output which gives the required +3 volt level.

Power supply voltages are present on some pins. Exercise care not to ground these pins.

Note: Insert a 470 ohm resistor to act as a load-limiting resistor in the jumper used for tying down lines.

Card Read Punch I/O

Run all cards out of the card read punch before powering down. Powering down the card read punch when the card punch is loaded with cards may result in a card laced in column 1. Use the provided diagnostic tests as masters and reproduce the deck before using it. This procedure will reduce re-keypunching of cards. Make the customer aware of the lacing of cards.

Note: The word Caution is used in this manual to indicate procedures that require extra precautions to prevent machine damage.

Rapid and effective trouble diagnosis depends upon a thorough knowledge of the machine logic and data flow, as well as the effective use of diagnostic aids and maintenance features.

This chapter presents reference data and service aids to guide the error analysis activity in a logical and straightforward manner.

There are three basic models of the 1131:

        1131 Model 1
        1131 Model 2
        1131 Model 3

Figure 1-1 shows the differences between the three models and the variations within the model groupings. Figure 1-2 shows all basic and optional features for the 1131.

Model	Speed	Core Storage	Single Disk Storage	Input Power (U.S.A. Only)
1A	3.6 μs	4k	No	115 vac
1B	3.6 μs	8k	No	115 vac
2A	3.6 μs	4k	Yes	115 vac
2B	3.6 μs	8k	Yes	115 vac
2C	3.6 μs	16k	Yes	208/230 vac
2D	3.6 μs	32k	Yes	208/230 vac
3B	2.2 μs	8k	Yes	208/230 vac
3C	2.2 μs	16k	Yes	208/230 vac
3D	2.2 μs	32k	Yes	208/230 vac

16212

Figure 1-1.   1131 Model Variations

Basic Features	1131 Model		
	1*	2*	3
Console Keyboard	A and B	A, B, C, and D	B, C, and D
Console Printer	A and B	A, B, C, and D	B, C, and D
3.6 μs Core Storage	A and B	A, B, C, and D	B, C, and D
115 vac Power	A and B	A and B	
Single Disk Storage		A, B, C, and D	B, C, and D
2.2 μs Core Storage			B, C, and D
208 vac Power (60 Hz)		C and D	B, C, and D
Optional Features			
208 vac Power (60 Hz)	A and B	A and B	
1055 Paper Tape Punch	A and B	A, B, C, and D	B, C, and D
1132 Printer	A and B	A, B, C, and D	B, C, and D
1134 Paper Tape Reader	A and B	A, B, C, and D	B, C, and D
1442 Models 6 and 7 Card Read Punch	A and B	A, B, C, and D	B, C, and D
1627 Plotter	A and B	A, B, C, and D	B, C, and D
Storage Access Channel I	A and B	A, B, C, and D	B, C, and D
1133 Multiplexer Control		A B†≠C and D†	B, C, and D
Binary Synchronous Communications	A and B	A, B, C, and D	B, C, and D†
2310 B Disk Storage		A, B, C, and D**	B, C, and D
1403 Printer		A, B, C, and D**	B, C, and D**
Storage Access Channel II		A, B, C, and D**	B, C, and D**
2501 Card Reader		A, B, C, and D***	B, C, and D***
1442 Model 5 Card Punch	A and B	A and B≠C and D	B, C, and D
1231 Optical Mark Page Reader		A, B, C, and D	B, C, and D
		A and B≠C and D	B, C, and D

  * Model 1 can be field changed to Model 2 or 3.
    Model 2 can be field changed to Model 3.
    (Only systems with midpack power supplies can be upgraded, in the field, to a Model 3D.)

  † Storage Access Channel I required.

  ≠ 208 vac or 230 vac 60 Hz power required in U.S.A.

  ** 1133 Multiplexer Control required.

  *** Required if an 1133 Multiplexer Control is installed on a machine previously containing a Storage Access Channel I.

16213

Figure 1-2.   Basic and Optional Features for the 1130 System

Figures 1-3 through 1-30 contain reference
data for use in servicing the IBM 1130
Computing System.

Mnem	Code	EA of Data
LD	11000	Disp + Tagged Reg
LDD	11001	Disp + Tagged Reg
STO	11010	Disp + Tagged Reg
STD	11011	Disp + Tagged Reg
LDX	01100	(Not used)
STX	01101	Disp + I Reg
STS	00101	Disp + Tagged Reg
LDS	00100	(Not used)
A	10000	Disp + Tagged Reg
AD	10001	Disp + Tagged Reg
S	10010	Disp + Tagged Reg
SD	10011	Disp + Tagged Reg
M	10100	Disp + Tagged Reg
D	10101	Disp + Tagged Reg
AND	11100	Disp + Tagged Reg
OR	11101	Disp + Tagged Reg
EOR	11110	Disp + Tagged Reg
SL	00010	(Not used)
SR	00011	(Not used)
BSC	01001	(Not used)
BSI	01000	Disp + Tagged Reg
MDX	01110	(Not used)
WAIT	00110	(Not used)
XIO	00001	Disp + Tagged Reg

Figure 1-3.   Short Instruction Format

16214

Even Location (EA) | Odd Location (EA+1)

| 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 |

Op Code | F | Tag | I | B | Conditions | Address
A | O

1 = Long Format

0 = Direct Addr
1 = Indirect Addr

STS

Store status of carry and overflow indicators at location specified by EA.

BSC

0 = Normal branch
1 = Branch out of Interrupt (BOSC) Reset active interrupt level

Instructions except index ops:
00 = No Address modification
STX and LDX:
00 = I Register
MDX:
00 = Add disp (bits 8–15) to C (addr)
All instructions:
01 = XR1
10 = XR2
11 = XR3

Mnem	Code	EA of Data (or address of EA*)
LD	11000	Addr + Tagged XR
LDD	11001	Addr + Tagged XR
STO	11010	Addr + Tagged XR
STD	11011	Addr + Tagged XR
LDX	01100	Address
STX	01101	Address
STS	00101	Addr + Tagged XR
A	10000	Addr + Tagged XR
AD	10001	Addr + Tagged XR
S	10010	Addr + Tagged XR
SD	10011	Addr + Tagged XR
M	10100	Addr + Tagged XR
D	10101	Addr + Tagged XR
AND	11100	Addr + Tagged XR
OR	11101	Addr + Tagged XR
EOR	11110	Addr + Tagged XR
BSC	01001	Addr + Tagged XR
BSI	01000	Addr + Tagged XR
MDX	01110	Address
XIO	00001	Addr + Tagged XR

BSC and BSI

Testable conditions:
Bit 10 – Accumulator = 0
Bit 11 – Accumulator <0
Bit 12 – Accumulator >0
Bit 13 – Accumulator EVEN
Bit 14 – Carry indicator OFF
Bit 15 – O'flow indicator OFF
Branch if no condition is true or if all displacement bits are zero.

Instructions except index ops

Add address to contents of tagged XR to develop effective address (or address of EA*)

LDX

Load address or C(addr)* into tagged register

MDX

Add address or C(addr)* to contents of tagged XR

* With indirect addressing
C(addr) = Contents of core location specified by address

16215

Figure 1-4.   Long Instruction Format

Even Location (EA) | Odd Location (EA + 1)

| 0 .... 15 | 0 ... 4 ... 8 ... 15 |

Address | Area | Funct | Modifier

14153

Figure 1-5.   IOCC Format

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

2^{15} 2^{14} 2^{13} 2^{12} 2^{11} 2^{10} 2^9 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0

Sign / 16384 / 8192 / 4096 / 2048 / 1024 / 512 / 256 / 128 / 64 / 32 / 16 / 8 / 4 / 2 / 1

24001A

Figure 1-6.   Single-Precision Data Word

Figure 1-7. Double-Precision Data Word

Figure 1-8. Data Words - IPL Mode

Tag Bits	F=0 (Direct Addressing)	F=1, iA=0 (Direct Addressing)	F=1, iA=1 (Indirect Addressing)
T=00	EA=Disp+IAR	EA=Add	EA=C/Add
T=01	EA=Disp+XR1	EA=Add+XR1	EA=C/(Add+XR1)
T=10	EA=Disp+XR2	EA=Add+XR2	EA=C/(Add+XR2)
T=11	EA=Disp+XR3	EA=Add+XR3	EA=C/(Add+XR3)

Disp =Contents of Displacement field of instruction.

Add =Contents of Address field of instruction.

  C=Contents of Location specified by Add or Add+XR.

Note: For BSI add 1. This table does not apply to the MDX, LDX, STX, LDS, Shift or Wait instructions.

20111C

Figure 1-9. Effective Address Computation

Instruction	Mnemonic	Binary OP Code	Execution Times (in microseconds) for 3.6 μsec Core Storage								Execution Times (in microseconds) for 2.2 μsec Core Storage							
			Single Word (F = 0)				Double Word (F = 1)				Single Word (F = 0)				Double Word (F = 1)			
			T = 00		T = 01,10,or 11		T = 00		T = 01,10, or 11		T = 00		T = 01,10,or 11		T = 00		T = 01,10, or 11	
			Avg.	Max.	Avg.	Max.	Avg.	Max.	Avg.	Max.	Avg.	Max.	Avg.	Max.	Avg.	Max.	Avg.	Max.
Load and Store																		
Load ACC	LD	11000	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Load Double	LDD	11001	11.2	-	14.9	-	14.4	-	18.0	-	6.8	-	9.1	-	8.8	-	11.0	-
Store ACC	STO	11010	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Store Double	STD	11011	11.2	-	14.9	-	14.4	-	18.0	-	6.8	-	9.1	-	8.8	-	11.0	-
Load Index	LDX	01100	4.5	-	7.2	-	7.2	-	11.8	-	2.7	-	4.4	-	4.4	-	7.2	-
Store Index	STX	01101	7.6	-	11.2	-	11.8	-	15.4	-	4.6	-	6.8	-	7.2	-	9.4	-
Load Status*	LDS ⑦	00100	3.6	-	3.6	-	-	-	-	-	2.2	-	2.2	-	-	-	-	-
Store Status	STS	00101	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Arithmetic																		
Add	A	10000	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3	4.9	7.9	7.1	10.1	6.8	9.9	9.4	12.4
Add Double	AD	10001	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5	7.5	13.4	9.6	15.6	9.4	15.4	11.8	18.0
Subtract	S	10010	8.0	13.0	11.7	16.6	11.2	16.2	15.3	20.3	4.9	7.9	7.1	10.1	6.8	9.9	9.4	12.4
Subtract Double	SD	10011	12.2	22.0	15.8	25.6	15.3	25.2	19.3	29.5	7.5	13.4	9.6	15.6	9.4	15.4	20.1	18.0
Multiply	M	10100	25.7	40.0	29.3	43.6	29.3	43.6	32.9	47.2	15.7	24.4	17.9	26.6	17.9	26.6	11.8	28.8
Divide	D	10101	76.0	150.8	79.6	154.4	79.6	154.4	83.2	150.0	46.4	92.1	48.6	94.4	48.6	94.4	50.8	91.6
And	AND	11100	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Or	OR	11101	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Exclusive Or	EOR	11110	7.6	-	11.2	-	10.8	-	14.8	-	4.6	-	6.8	-	6.6	-	9.0	-
Shift Left* Modifier Bits 8 & 9:																		
Shift Left ACC 00	SLA ⑦	00010																
Shift Left ACC and EXT 10	SLT ⑦	00010																
Shift Left and Count ACC 01	⑧ SLCA ⑦	00010																
Shift Left and Count ACC and EXT 11	⑧ SLC ⑦	00010	④	-	④	-	-	-	-	-	④	-	④	-	-	-	-	-
Shift Right* Modifier Bits 8 & 9:																		
Shift Right ACC 00 or 01	SRA ⑦	00011																
Shift Right ACC and EXT 10	SRT ⑦	00011																
Rotate Right 11	RTE ⑦	00011	⑤		⑥						⑤		⑥					
Branch																		
Branch and Store IAR	BSI	01000	7.6	-	11.2	-	10.8①	-	14.8	-	4.6	-	6.8	-	6.6①	-	9.0	-
Branch or Skip on Condition	BSC	01001	3.6	-	3.6	-	7.2①	-	11.2	-	2.2	-	2.2	-	4.4①	-	6.8	-
Modify Index and Skip	MDX	01110	4.5	9.9	11.2	16.2	18.5	23.4	18.5	23.4	2.7	6.0	6.8	9.9	11.3	14.3	11.3	14.3
Wait*	WAIT ⑦	00110 ⑨	3.6	-	3.6	-	-	-	-	-	2.2	-	2.2	-	-	-	-	-
Input/Output																		
Execute I/O	XIO ⑩	00001	11.2	-	14.8	-	14.8	-	18.4	-	6.8	-	9.0	-	9.0	-	11.2	-

* Valid in short format only

Notes:

1. Indirect addressing, where applicable, adds one storage cycle (2.2 or 3.6 μsec) to execution time
2. If branch is taken
3. One storage cycle + .45(N-4)
4. Two storage cycles + .45 (N-4)
5. N >16: One storage cycle + .45(N-19)
   N< 16: One storage cycle + .45(N-4)
6. N >16: Two storage cycles + .45(N-19)
   N< 16: Two storage cycles + .45(N-4)
   where N= number of positions shifted
7. Indirect addressing not allowed
8. If T=00, functions as SLA or SLT
9. All unassigned OP codes are defined as Wait operations
10. If XIO Read or Write, add one storage cycle

Figure 1-10.   Instruction Codes and Execution Times

Instruction	Tag Bits	Register/Operation
Load Index	00	IAR
Store Index	01	XR1
	10	XR2
	11	XR3
Shift Left	00	Disp
Shift Right	01	XR1
	10	XR2
	11	XR3
Modify Index and Skip		
F = 0	00	Disp added to IAR
	01	Disp added to XR1
	10	Disp added to XR2
	11	Disp added to XR3
F = 1; IA = 0	00	Disp added to C
	01	Add added to XR1
	10	Add added to XR2
	11	Add added to XR3
F = 1; IA = 1	01	C added to XR1
	10	C added to XR2
	11	C added to XR3

Disp = Contents of displacement field of instruction

Add = Contents of address field of instruction

C = Contents of location specified by add

16224

Figure 1-11. Tag Bit Codes

Bit Position	Condition
10	ACC zero
11	ACC negative
12	ACC positive, not zero
13	ACC even
14	Carry Indicator OFF
15	Overflow Indicator OFF

Short Instruction
   Skip if any one condition is true.
   No-Op if all bits are zero.

Long Instruction
   Branch if none of the conditions are true.
   Unconditional branch if all bits are zero.

16225

Figure 1-12.   BSC Condition Codes

B Reg (Core) ⟶ ACC ⟶			Results in ACC		
			AND	OR	EOR
0 ⟶	0 ⟶		0	0	0
0 ⟶	1 ⟶		0	1	1
1 ⟶	0 ⟶		0	1	1
1 ⟶	1 ⟶		1	1	0

20247A

Figure 1-13.   AND, OR, EOR Operations

Hexadecimal	Load and Store Instructions
	Load Accumulator (LD)
C0XX	Contents of CSL at EA (I+DISP) are loaded into A
C1XX	Contents of CSL at EA (XR1+DISP) are loaded into A
C2XX	Contents of CSL at EA (XR2+DISP) are loaded into A
C3XX	Contents of CSL at EA (XR3+DISP) are loaded into A
C400XXXX	Contents of CSL at EA (Addr) are loaded into A
C500XXXX	Contents of CSL at EA (Addr +XR1) are loaded into A
C600XXXX	Contents of CSL at EA (Addr +XR2) are loaded into A
C700XXXX	Contents of CSL at EA (Addr +XR3) are loaded into A
C480XXXX	Contents of CSL at EA (V in CSL at Addr) are loaded into A
C580XXXX	Contents of CSL at EA (V in CSL at "Addr +XR1") are loaded into A
C680XXXX	Contents of CSL at EA (V in CSL at "Addr +XR2") are loaded into A
C780XXXX	Contents of CSL at EA (V in CSL at "Addr +XR3") are loaded into A
	Double Load (LDD)
C8XX	Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q
C9XX	Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q
CAXX	Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q
CBXX	Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q
CC00XXXX	Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q
CD00XXXX	Contents of CSL at EA (Addr +XR1) and EA+1 are loaded into A and Q
CE00XXXX	Contents of CSL at EA (Addr +XR2) and EA+1 are loaded into A and Q
CF00XXXX	Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q
CC80XXXX	Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into A and Q
CD80XXXX	Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded into A and Q
CE80XXXX	Contents of CSL at EA (V in CSL at "ADDR +XR2") and EA+1 are loaded into A and Q
CF80XXXX	Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are loaded into A and Q
	Store Accumulator (STO)
D0XX	Contents of A are stored in CSL at EA (I+DISP)
D1XX	Contents of A are stored in CSL at EA (XR1+DISP)
D2XX	Contents of A are stored in CSL at EA (XR2+DISP)
D3XX	Contents of A are stored in CSL at EA (XR3+DISP)
D400XXXX	Contents of A are stored in CSL at EA (Addr)
D500XXXX	Contents of A are stored in CSL at EA (Addr +XR1)
D600XXXX	Contents of A are stored in CSL at EA (Addr +XR2)
D700XXXX	Contents of A are stored in CSL at EA (Addr +XR3)
D480XXXX	Contents of A are stored in CSL at EA (V in CSL at Addr)
D580XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1")
D680XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2")
D780XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr +XR3")
	Double Store (STD)
D8XX	Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1
D9XX	Contents of A and Q are stored in CSL at EA (XR1 +DISP) and EA+1
DAXX	Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1
DBXX	Contents of A and Q are stored in CSL at EA (XR3 +DISP) and EA+1
DC00XXXX	Contents of A and Q are stored in CSL at EA (Addr) and EA+1
DD00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR1) and EA+1
DE00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1
DF00XXXX	Contents of A and Q are stored in CSL at EA (Addr +XR3) and EA+1
DC80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1
DD80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR1") and EA+1
DE80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2") and EA+1
DF80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR3") and EA+1
	Load Index (LDX)
60XX	Load DISP into the Instruction Register
61XX	Load DISP into Index Register 1
62XX	Load DISP into Index Register 2
63XX	Load DISP into Index Register 3
6400XXXX	Load Addr into the Instruction Register
6500XXXX	Load Addr into Index Register 1
6600XXXX	Load Addr into Index Register 2

Hexadecimal	Load and Store Instructions
	Load Index (LDX)
6700XXXX	Load Addr into Index Register 3
6480XXXX	Load contents of CSL at Addr into the Instruction Register
6580XXXX	Load contents of CSL at Addr into Index Register 1
6680XXXX	Load contents of CSL at Addr into Index Register 2
6780XXXX	Load contents of CSL at Addr into Index Register 3
	Store Index (STX)
68XX	Store I in CSL at EA (I+DISP)
69XX	Store XR1 in CSL at EA (I+DISP)
6AXX	Store XR2 in CSL at EA (I+DISP)
6BXX	Store XR3 in CSL at EA (I+DISP)
6C00XXXX	Store I in CSL at EA (Addr)
6D00XXXX	Store XR1 in CSL at EA (Addr)
6E00XXXX	Store XR2 in CSL at EA (Addr)
6F00XXXX	Store XR3 in CSL at EA (Addr)
6C80XXXX	Store I in CSL at EA (V in CSL at Addr)
6D80XXXX	Store XR1 in CSL at EA (V in CSL at Addr)
6E80XXXX	Store XR2 in CSL at EA (V in CSL at Addr)
6F80XXXX	Store XR3 in CSL at EA (V in CSL at Addr)
	Store Status (STS)
28XX	Store status of Indicators in CSL at EA (I+DISP)
29XX	Store status of Indicators in CSL at EA (XR1+DISP)
2AXX	Store status of Indicators in CSL at EA (XR2+DISP)
2BXX	Store status of Indicators in CSL at EA (XR3+DISP)
2C00XXXX	Store status of Indicators in CSL at EA (Addr)
2D00XXXX	Store status of Indicators in CSL at EA (Addr+XR1)
2E00XXXX	Store status of Indicators in CSL at EA (Addr+XR2)
2F00XXXX	Store status of Indicators in CSL at EA (Addr+XR3)
2C80XXXX	Store status of Indicators in CSL at EA (V in CSL at Addr)
2D80XXXX	Store status of Indicators in CSL at EA (V in CSL at "Addr+XR1")
2E80XXXX	Store status of Indicators in CSL at EA (V in CSL at "Addr +XR2")
2F80XXXX	Store status of Indicators in CSL at EA (V in CSL at "Addr+XR3")
	Load Status (LDS)
2000	Set CARRY and OVERFLOW indicators OFF
2001	Set OVERFLOW ON and CARRY OFF
2002	Set OVERFLOW OFF and CARRY ON
2003	Set CARRY and OVERFLOW Indicator ON
	Arithmetic Instructions
	Add (A)
80XX	Add contents of CSL at EA (I+DISP) to A
81XX	Add contents of CSL at EA (XR1+DISP) to A
82XX	Add contents of CSL at EA (XR2+DISP) to A
83XX	Add contents of CSL at EA (XR3+DISP) to A
8400XXXX	Add contents of CSL at EA (Addr) to A
8500XXXX	Add contents of CSL at EA (Addr +XR1) to A
8600XXXX	Add contents of CSL at EA (Addr +XR2) to A
8700XXXX	Add contents of CSL at EA (Addr +XR3) to A
8480XXXX	Add contents of CSL at EA (V in CSL at Addr) to A
8580XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") to A
8680XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") to A
8780XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") to A
	Double Add (AD)
88XX	Add contents of CSL at EA (I+DISP) and EA+1 to A and Q
89XX	Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q
8AXX	Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q
8BXX	Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q
8C00XXXX	Add contents of CSL at EA (Addr) and EA+1 to A and Q
8D00XXXX	Add contents of CSL at EA (Addr+XR1) and EA+1 to A and Q
8E00XXXX	Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q
8F00XXXX	Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q
8C80XXXX	Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q
8D80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q
8E80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q

See Instruction Set Section C for Meaning of Symbols

Figure 1-14. Instruction Set (part 1)

Hexadecimal	Arithmetic Instructions
8F80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 to A and Q
	Subtract (S)
90XX	Subtract contents of CSL at EA (I+DISP) from A
91XX	Subtract contents of CSL at EA (XR1+DISP) from A
92XX	Subtract contents of CSL at EA (XR2+DISP) from A
93XX	Subtract contents of CSL at EA (XR3+DISP) from A
9400XXXX	Subtract contents of CSL at EA (Addr) from A
9500XXXX	Subtract contents of CSL at EA (Addr+XR1) from A
9600XXXX	Subtract contents of CSL at EA (Addr+XR2) from A
9700XXXX	Subtract contents of CSL at EA (Addr+XR3) from A
9480XXXX	Subtract contents of CSL at EA (V in CSL at Addr) from A
9580XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A
9680XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A
9780XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
	Double Subtract (SD)
98XX	Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q
99XX	Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q
9C00XXXX	Subtract contents of CSL at EA (Addr) and EA+1 from A and Q
9D00XXXX	Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q
9E00XXXX	Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q
9F00XXXX	Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q
9C80XXXX	Subtract contents of CSL at EA (V in CSL at Addr) and EA+1 from A and Q
9D80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 from A and Q
9E80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
	Multiply (M)
A0XX	Multiply contents of CSL at EA (I+DISP) by A
A1XX	Multiply contents of CSL at EA (XR1+DISP) by A
A2XX	Multiply contents of CSL at EA (XR2+DISP) by A
A3XX	Multiply contents of CSL at EA (XR3+DISP) by A
A400XXXX	Multiply contents of CSL at EA (Addr) by A
A500XXXX	Multiply contents of CSL at EA (Addr+XR1) by A
A600XXXX	Multiply contents of CSL at EA (Addr+XR2) by A
A700XXXX	Multiply contents of CSL at EA (Addr+XR3) by A
A480XXXX	Multiply contents of CSL at EA (V in CSL at Addr) by A
A580XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A
A680XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A
A780XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
	Divide (D)
A8XX	Divide A and Q by contents of CSL at EA (I+DISP)
A9XX	Divide A and Q by contents of CSL at EA (XR1+DISP)
AAXX	Divide A and Q by contents of CSL at EA (XR2+DISP)
ABXX	Divide A and Q by contents of CSL at EA (XR3+DISP)
AC00XXXX	Divide A and Q by contents of CSL at EA (Addr)
AD00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR1)
AE00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR2)
AF00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR3)
AC80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at Addr)
AD80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR1")
AE80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2")
AF80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR3")
	Logical And (AND)
E0XX	AND contents of CSL at EA (I+DISP) with A
E1XX	AND contents of CSL at EA (XR1+DISP) with A
E2XX	AND contents of CSL at EA (XR2+DISP) with A
E3XX	AND contents of CSL at EA (XR3+DISP) with A
E400XXXX	AND contents of CSL at EA (Addr) with A
E500XXXX	AND contents of CSL at EA (Addr+XR1) with A
E600XXXX	AND contents of CSL at EA (Addr+XR2) with A
E700XXXX	AND contents of CSL at EA (Addr+XR3) with A
E480XXXX	AND contents of CSL at EA (V in CSL at Addr) with A
E580XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR1") with A
E680XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR2") with A
E780XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR3") with A

See Instruction Set Section for Meaning of Symbols

Hexadecimal	Arithmetic Instructions
	Logical Or (OR)
E8XX	OR contents of CSL at EA (I+DISP) with A
E9XX	OR contents of CSL at EA (XR1+DISP) with A
EAXX	OR contents of CSL at EA (XR2+DISP) with A
EBXX	OR contents of CSL at EA (XR3+DISP) with A
EC00XXXX	OR contents of CSL at EA (Addr) with A
ED00XXXX	OR contents of CSL at EA (Addr+XR1) with A
EE00XXXX	OR contents of CSL at EA (Addr+XR2) with A
EF00XXXX	OR contents of CSL at EA (Addr+XR3) with A
EC80XXXX	OR contents of CSL at EA (V in CSL at Addr) with A
ED80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR1") with A
EE80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
EF80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR3") with A
	Logical Exclusive Or (EOR)
F0XX	EOR contents of CSL at EA (I+DISP) with A
F1XX	EOR contents of CSL at EA (XR1+DISP) with A
F2XX	EOR contents of CSL at EA (XR2+DISP) with A
F3XX	EOR contents of CSL at EA (XR3+DISP) with A
F400XXXX	EOR contents of CSL at EA (Addr) with A
F500XXXX	EOR contents of CSL at EA (Addr+XR1) with A
F600XXXX	EOR contents of CSL at EA (Addr+XR2) with A
F700XXXX	EOR contents of CSL at EA (Addr+XR3) with A
F480XXXX	EOR contents of CSL at EA (V in CSL at Addr) with A
F580XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A
F680XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A
F780XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A

	Shift Instructions
	Shift Left Logical A (SLA)
10*X	Contents of A shift left the number of shift counts in DISP
1100	Contents of A shift left the number of shift counts in XR1
1200	Contents of A shift left the number of shift counts in XR2
1300	Contents of A shift left the number of shift counts in XR3
	Shift Left Logical A & Q (SLT)
10*X	Contents of A and Q shift left the number of shift counts in DISP
1180	Contents of A and Q shift left the number of shift counts in XR1
1280	Contents of A and Q shift left the number of shift counts in XR2
1380	Contents of A and Q shift left the number of shift counts in XR3
	Shift Left And Count A (SLCA)
10*X	Contents of A shift left the number of shift counts in DISP
1140	Contents of A shift left the number of shift counts in XR1
1240	Contents of A shift left the number of shift counts in XR2
1340	Contents of A shift left the number of shift counts in XR3
	Shift Left And Count A & Q (SLC)
10*X	Contents of A and Q shift left the number of shift counts in DISP
11C0	Contents of A and Q shift left the number of shift counts in XR1
12C0	Contents of A and Q shift left the number of shift counts in XR2
13C0	Contents of A and Q shift left the number of shift counts in XR3
	Shift Right Logical A (SRA)
18*X	Contents of A shift right the number of shift counts in DISP
1900	Contents of A shift right the number of shift counts in XR1
1A00	Contents of A shift right the number of shift counts in XR2
1B00	Contents of A shift right the number of shift counts in XR3
	Shift Right A & Q (SRT)
18*X	Contents of A and Q shift right the number of shift counts in DISP
1980	Contents of A and Q shift right the number of shift counts in XR1
1A80	Contents of A and Q shift right the number of shift counts in XR2
1B80	Contents of A and Q shift right the number of shift counts in XR3
	Rotate Right A & Q (RTE)
18*X	Contents of A and Q rotate right the number of counts in DISP
19C0	Contents of A and Q rotate right the number of counts in XR1
1AC0	Contents of A and Q rotate right the number of counts in XR2
1BC0	Contents of A and Q rotate right the number of counts in XR3

29070

Figure 1-14. Instruction Set (part 2)

Hexadecimal	Branch Instructions
	Branch Or Skip On Condition (BSC or BOSC)
48*X	Skip the next one-word instruction if ANY condition is sensed
4C*XXXXX	Branch to CSL at EA (Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (Addr+XR1) on NO condition
4E*XXXXX	Branch to CSL at EA (Addr+XR2) on NO condition
4F*XXXXX	Branch to CSL at EA (Addr+XR3) on NO condition
4C*XXXXX	Branch to CSL at EA (V in CSL at Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition
4E*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition
4F*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
	Branch And Store Instruction Register (BSI)
40XX	Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1
41XX	Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1
42XX	Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1
43XX	Store next sequential address in CSL at EA (XR3+DISP) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR1) and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1
47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR2") and Branch to EA+1
47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1
	Modify Index and Skip (MDX)
70XX	ADD expanded DISP to I (no skip can occur)
71XX	ADD expanded DISP to XR1
72XX	ADD expanded DISP to XR2
73XX	ADD expanded DISP to XR3
74XXXXXX	Add expanded positive DISP to CSL at Addr (Add to memory)
7500XXXX	Add Addr to XR1
7600XXXX	Add Addr to XR2
7700XXXX	Add Addr to XR3
74XXXXXX	Add expanded negative DISP to CSL at Addr (Add to Memory)
7580XXXX	Add V in CSL at Addr to XR1
7680XXXX	Add V in CSL at Addr to XR2
7780XXXX	Add V in CSL at Addr to XR3

Hexadecimal	Branch Instructions
	Wait (WAIT)
3000	WAIT until manual start or interrupt.
	I/O Instructions
	Execute I/O (XIO)
08XX	Execute IOCC in CSL at EA (I+DISP) and EA+1
09XX	Execute IOCC in CSL at EA (XR1+DISP) and EA+1
0AXX	Execute IOCC in CSL at EA (XR2+DISP) and EA+1
0BXX	Execute IOCC in CSL at EA (XR3+DISP) and EA+1
0C00XXXX	Execute IOCC in CSL at EA (Addr) and EA+1
0D00XXXX	Execute IOCC in CSL at EA (Addr+XR1) and EA+1
0E00XXXX	Execute IOCC in CSL at EA (Addr+XR2) and EA+1
0F00XXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1
0C80XXXX	Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1
0D80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1
0E80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1
0F80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1

Symbol	Meaning
A	Accumulator
Q	Accumulator Extension
Addr	Contents of the address portion of a two-word instruction
CSL	Core storage location
DISP	Contents of the displacement portion of a one-word instruction
EA	Effective address (See Figure 1-9)
EA + 1	Next higher address from the effective address
I	Contents of the Instruction Register
V	Value
XR1	Contents of Index Register 1
XR2	Contents of Index Register 2
XR3	Contents of Index Register 3
X	Hexadecimal value can be 0-F
*	Used for hexadecimal values that have limits

16216

Figure 1-14. Instruction Set (part 3)

Figure 1-15 table:

I/O Device (Code) Instructions	Function Code	Bit No.	Bit	Modifier Bits Function
Console Printer (00001)				
Write	001			
Sense Device	111	15	1	Reset Int. level 4 Ind.
Console Keyboard (00001)				
Read	010			
Control (Interrupt)	100			
Sense Device	111	15	1	Reset Int. level 4 Ind.
1442 Card Read Punch (00010)				
Read	010			
Write	001			
Control	100	8	1	Stacker Select
		13	1	Start Read
		14	1	Feed Cycle
		15	1	Start Punch
Sense Device	111	14	1	Reset Int. level 4 Ind.
		15	1	Reset Int. level 0 Ind.
1134 Paper Tape Reader (00011)				
1055 Paper Tape Punch (00011)				
Read	010			
Write	001			
Control	100			
Sense Device	111	15	1	Reset Int. level 4 Ind.
Single Disk Storage (00100)				
2310 Disk Storage Drive 1 (10001)				
2310 Disk Storage Drive 2 (10010)				
2310 Disk Storage Drive 3 (10011)				
2310 Disk Storage Drive 4 (10100)				
Initiate Write	101	13-15		Sector Address
Initiate Read	110	13-15		Sector Address
		8	0	Read Operation
		8	1	Read-Check Operation
Control	100*	13	0	Move access forward
		13	1	Move access backward
		2-15		Number of Cylinders
Sense Device	111	15	1	Reset Int. level 2 Ind.
1627 Plotter (00101)				
Write	001			
Sense Device	111	15	1	Reset Int. level 3 Ind.
1132 Printer (00110)				
Read Emitter	010			
Control	100	8	1	Start Printer
		9	1	Stop Printer
		13	1	Start Carriage
		14	1	Stop Carriage
		15	1	Space Carriage
Sense Device	111	15	1	Reset Int. level 1 Ind.
Console Entry Switches (00111)				
Read	010			
1231 Optical Mark Page Reader (01000)				
Read	010			Read Operation
Control	100	13	1	Start Read
		14	1	I/O Disconnect
		8	1	Select Stacker
Sense Device	111	15	1	Reset Int. level 4 Ind.
2501 Card Reader (01001)				
Initiate Read	110			
Sense Device	111	15	1	Reset Int. level 4 Ind.
Synchronous Communications Adapter (01010)				
Initiate Write	101	9	0	Transmit Condition
		9	1	Adapter Reset
Initiate Read	110	All	0	Receive Condition
		14	1	Turn Off Send/Receive
		15	1	Turn On Send/Receive
Write	001	All	0	Load Buffer From Core
		13	1	Set Sync/Idle Register
		14	1	Turn On Audible Alarm
		15	1	Turn Off Audible Alarm
Read	010	All	0	Load Core From Buffer
		14	1	Diagnostic Read 2
		15	1	Diagnostic Read 1
Control	100	8	1	Enable
		9	1	Disable
		10	1	Start/Stop Timeout
		11	1	Synchronize
		12	1	Diagnostic Mode
		13	1	End Operation
		14	1	Set 6-bit Character Frame
		15	1	Set 7-bit Character Frame
Sense Device	111	15	1	Reset Int. level 1 Ind.
1403 Printer (10101)				
Initiate Write	101			
Control	100			
Write	001*	4	1	Single Line Space / Skip to Channel 1
		5	1	Skip to Channel 2
		6	1	Skip to Channel 3
		7	1	Skip to Channel 4
		8	1	Skip to Channel 5
		9	1	Skip to Channel 6
		10	1	Skip to Channel 7
		11	1	Skip to Channel 8
		12	1	Skip to Channel 9
		13	1	Skip to Channel 10
		14	1	Skip to Channel 11
		15	1	Skip to Channel 12
Sense Device	111	15	1	Reset Int. level 4 Ind.

*Modifier bits located in address word.

Figure 1-15. I/O Function Codes and Modifiers

Figure 1-16 table:

Device Code	I/O Device	Interrupt Level	Interrupt Core Storage Address	Interrupt Bits
00001	Console Keyboard and Printer	4	00012	1
00010	1442 Card Read Punch	0	00008	0
		4	00012	2
00011	1134 Paper Tape Reader and 1055 Paper Tape Punch	4	00012	0
00100	Single Disk Storage	2	00010	0
00101	1627 Plotter	3	00011	0
00110	1132 Printer	1	00009	0
00111	Console Entry Switches, Interrupt Run, and Program Stop Sw	4	00012	3
		5	00013	0
01000	1231 Optical Mark Page Reader	4	00012	5
01001	2501 Card Reader	4	00012	3
01010	Synchronous Communications Adapter	1	00009	1
10001	2310 Disk Storage Drive 1	2	00010	1
10010	2310 Disk Storage Drive 2	2	00010	2
10011	2310 Disk Storage Drive 3	2	00010	3
10100	2310 Disk Storage Drive 4	2	00010	4
10101	1403 Printer	4	00012	4
--*--	Storage Access Channel	2	00010	5-16
--*--	Storage Access Channel	3	00011	3-8,15
--*--	Storage Access Channel	4	00012	6-7
--*--	Storage Access Channel	5	00013	1-15
--*--	Storage Access Channel II	2	00010	5-16
--*--	Storage Access Channel II	3	00011	3-8,15
--*--	Storage Access Channel II	4	00012	6-7
--*--	Storage Access Channel II	5	00013	1-15

* See Figure 1-18

Figure 1-16. I/O Device Codes and Interrupt Levels

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1442	Expansion														

Interrupt Level 1

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1132	SCA	Expansion and Customer Use													

Interrupt Level 2

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Disk Storage	2310 B Drive 1	2310 B Drive 2	2310 B Drive 3	2310 B Drive 4	SAC II Devices										

Interrupt Level 3

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1627	Expansion and Customer Use	SAC II Devices						Expansion and Customer Use							

Interrupt Level 4

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1134 1055	Console, Keyboard Printer	1442	2501	1403	1231	SAC II Devices		Expansion and Customer Use							

Interrupt Level 5

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Console Program Stop	SAC II Devices							Expansion and Customer Use							

16217

Figure 1-17.   1131 Interrupt Level Status
Word (ILSW) Assignments

Binary	Decimal	
00000	0	Not used in the 1130 system
00001	1	Console Keyboard – Printer
00010	2	1442 Card Read Punch
00011	3	1134 paper tape reader and 1055 paper tape punch
00100	4	Disk Storage
00101	5	1627 Plotter
00110	6	1132 Printer
00111	7	Console Entry Switches
01000	8	1231 Optical Mark Page Reader
01001	9	2501 Card Reader
01010	10	Binary Synchronous Communications
01011	11	
01100	12	Reserved for expansion within the basic
01101	13	1131 I/O system. These codes, when
01110	14	unused by the 1130 system, can be assigned
01111	15	to any of the customers' I/O devices on
10000	16	SAC I or SAC II.
10001	17	2310 B Disk Storage Drive 1
10010	18	2310 B Disk Storage Drive 2
10011	19	2310 B Disk Storage Drive 3
10100	20	2310 B Disk Storage Drive 4
10101	21	1403 6 Printer
10110	22	
10111	23	
11000	24	
11001	25	Reserved for system expansion . These
11010	26	codes when unused by the 1130 system
11011	27	can be assigned to any of the customer's
11100	28	I/O devices on SAC I or SAC II.
11101	29	
11110	30	
11111	31	

Note: Any unused area code can be assigned to a customer's I/O device attached to the SAC I or SAC II.

16218

Figure 1-18.   XIO Area Code Assignments

▲	1130-A	1130-B *
CS Level 0	Single Disk Storage	Single Disk Storage
CS Level 1	1132 Printer	SAC I or 1133 Multiplexer Control
CS Level 2		1132 Printer
CS Level 3		2501 Card Reader
		CPU

* 1130-B Logic pages have a machine designation of 1131-B

16219

Figure 1-19.   Cycle Steal Level Assignments

1133 Multiplexer Control Cycle Steal Priority Assignments

MPX CS Level	0	2310 B Disk Storage Drive 1
MPX CS Level	1	2310 B Disk Storage Drive 2
MPX CS Level	2	2310 B Disk Storage Drive 3
MPX CS Level	3	2310 B Disk Storage Drive 4
MPX CS Level	4	
MPX CS Level	5	
MPX CS Level	6	SAC II
MPX CS Level	7	1403 Printer
MPX CS Level	8	Reserved for expansion of
MPX CS Level	9	the 1133 I/O devices.
MPX CS Level	10	
MPX CS Level	11	

Note: All of the above MPX CS levels cause the 1133 Multiplexer Control to initiate a cycle steal level 1 request to the 1131 CPU.

16220

Figure 1-20.   1133 Multiplexer Control Cycle Steal Priority Assignments

Console Printer/Keyboard Device Status Word

ILSW 4 bit 1

6 - Keyboard Busy
5 - Printer Not Ready
4 - Printer Busy
3 { 0 Keyboard
    { 1 Console Entry (Bit Switches)
2 - Keyboard Interrupt Request †
1 - Keyboard Response †
0 - Printer Service Response †

The Console Printer/Keyboard DSW
is addressed by the following IOCC:

Address	0 0 0 0 1	1 1 1		*
← EA →	Area	Function	Modifier	
	← EA+1 →			

1442 Device Status Word

ILSW 0 bit 0
ILSW 4 bit 2

15 Not Ready or Busy
14 Busy
7   Feed Check
    (Read Station)
4   Operation Complete † (4)
3   Last Card
2   Error Check
1   Punch Response † (0)
0   Read Response † (0)

The 1442 Card Read Punch DSW
is addressed by the following IOCC:

Address	0 0 0 1 0	1 1 1		*	*
← EA →	Area	Function	Modifier		
	← EA+1 →				

Bit 14 resets ILSW 4 and
bit 15 resets ILSW 0

*If bit is a "1", the XIO sense DSW
turns the associated ILSW indicator off.
† Sets associated ILSW bit.

16221.0

1134 and 1055 Device Status Word

ILSW 4 bit 0

7 Punch Not Ready
6 Punch Busy
5 Reader Not Ready
4 Reader Busy
3 Punch Response †
1 Reader Response †

The 1055 Paper Tape Punch and 1134 Paper Tape Reader DSW
is addressed by the following IOCC:

Address	0 0 0 1 1	1 1 1		*
← EA →	Area	Function	Modifier	
	← EA+1 →			

Disk Storage Device Status Word

Basic ILSW 2 Bit 0
1st 2310 B ILSW 2 Bit 1
2nd 2310 B ILSW 2 Bit 2
3rd 2310 B ILSW 2 Bit 3
4th 2310 B ILSW 2 Bit 4

Sector Counts
4 Carriage Home
3 Disk Busy (R/W or Carriage)
2 Disk Not Ready
1 Operation Complete †
0 Data Error †

The Basic Disk Storage and 2310 Disk Storage DSW
is addressed by the following IOCC's:

Basic Disk Storage

Address	0 0 1 0 0	1 1 1		*

2310 B Disk Storage Drive 1

Address	1 0 0 0 1	1 1 1		*

2310 B Disk Storage Drive 2

Address	1 0 0 1 0	1 1 1		*

2310 B Disk Storage Drive 3

Address	1 0 0 1 1	1 1 1		*

2310 B Disk Storage Drive 4

Address	1 0 1 0 0	1 1 1		*
← EA →	Area	Function	Modifier	
	← EA+1 →			

*If bit is a "1", the XIO sense DSW
turns the associated ILSW indicator off.
† Sets associated ILSW bit.

16221.1

Figure 1-21. Device Status Word Bit Assignments (part 1)

1627 Device Status Word

ILSW 3 bit 0

- 15 — Not Ready
- 14 — Busy
- 0 — Plotter Response †

The 1627 Plotter DSW is addressed by the following IOCC:

```
0          15 0      4      8        15
|  Address   | 0 0 1 0 1 | 1 1 1 |         |*|
              Area   Function   Modifier
|------ EA ------|------ EA+1 ------|
```

Program Stop Key and Interrupt Run Device Status Word

ILSW 5 bit 0

- 1 — Interrupt Run Mode †
- 0 — Program Stop Key †

The Program Stop Key and Interrupt Run DSW is addressed by the following IOCC:

No ILSW Reset

```
0          15 0      4      8        15
|  Address   | 0 0 1 1 1 | 1 1 1 |         |
              Area   Function   Modifier
|------ EA ------|------ EA+1 ------|
```

1132 Device Status Word

ILSW 1 bit 0

Carriage Control Tape

- 15 — Channel 12
- 14 — Channel 9
- 13 — Channel 6
- 12 — Channel 5
- 11 — Channel 4
- 10 — Channel 3
- 9 — Channel 2
- 8 — Channel 1

- 6 — Printer Busy
- 5 — Forms Check (Ready)
- 4 — Print Scan Check
- 3 — Carriage Busy
- 2 — Space Response †
- 1 — Skip Response †
- 0 — Read Emitter Response †

The 1132 Printer DSW is addressed by the following IOCC:

```
0          15 0      4      8        15
|  Address   | 0 0 1 1 0 | 1 1 1 |         |*|
              Area   Function   Modifier
|------ EA ------|------ EA+1 ------|
```

*If bit is a "l", the XIO sense DSW turns the associated ILSW indicator off.

† Sets associated ILSW bit.

16221.2

1231 Device Status Word

ILSW 4 bit 5

- 15 — Not Ready
- 14 — Busy
- 13 — Read Busy
- 9 — Hopper Empty
- 8 — Test Timing Chk Busy
- 7 — Document Selected by OMPR
- 6 — Feed Busy
- 5 — OK to Select
- 4 — OP Complete Response †
- 3 — Master Data
- 2 — Read Error †
- 1 — Timing Mark Error †
- 0 — Read Response †

The 1231 Optical Mark Page Reader DSW is addressed by the following IOCC:

```
0          15 0      4      8        15
|  Address   | 0 1 0 0 0 | 1 1 1 |         |*|
              Area   Function   Modifier
|------ EA ------|------ EA+1 ------|
```

*If bit is a "1", the XIO sense DSW turns the associated ILSW indicator off.

† Sets associated ILSW bit.

16221.3

Figure 1-21.   Device Status Word Bit Assignments (part 2)

2501 Device Status Word

ILSW 4 bit 3

- 15 Not Ready or Busy
- 14 Busy
- 4 Operation Complete †
- 3 Last Card
- 2 Error Check

The 2501 Card Reader DSW is addressed
by the following IOCC:

| Address | 0 1 0 0 1 | 1 1 1 | | * |

Area Function Modifier

EA ———— EA+1

SCA Device Status Word

ILSW 1 bit 1

- 8 – Receive Run
- 7 – Ready
- 6 – Enabled
- 5 – Busy
- 4 – Auto Answer Request †
- 3 – Timeout †
- 2 – Check
- 1 – Write Response †
- 0 – Read Response †

The Synchronous Communications Adapter
DSW is addressed by the following IOCC:

| Address | 0 1 0 1 0 | 1 1 1 | | * |

Area Function Modifier

EA ———— EA+1

*If bit is a "1", the XIO sense DSW
turns the associated ILSW indicator off.

† Sets associated ILSW bit.

16221.4

1403 Device Status Word

ILSW 4 Bit 4

- 15 1403 Not Ready
- 14 Printer Busy
- 13 Carriage Busy
- 12 Carriage Channel 12
- 11 Carriage Channel 9
- 6 Sync Check
- 5 Ring Check
- 3 Carriage Interrupt †
- 2 Print Complete Interrupt †
- 1 Transfer Complete Interrupt †
- 0 Parity Check

The 1403 Printer DSW is addressed
by the following IOCC:

| Address | 1 0 1 0 1 | 1 1 1 | | * |

Area Function Modifier

EA ———— EA+1

*If bit is a "1", the XIO sense DSW turns
the associated ILSW indicator off.

† Sets associated ILSW bit.

16221.5

Figure 1-21. Device Status Word Bit Assignments (part 3)

Core Storage Address (Decimal)	Use	Addressed By
0000	First Program Instruction	Program Start Key and M Register.
0001	Index Register 1	Tag Bits = 01
0002	Index Register 2	Tag Bits = 10
0003	Index Register 3	Tag Bits = 11
0004-0007	General Usage	M Register
0008-0013	Interrupt Levels 0-5 Addresses	Wired Logic in Interrupt Circuits
0014-0031	General Usage; Used to Expand Interrupt Level Addresses on Some Special Machines	M Register or Wired Logic
0032-0039	Printer Scan Field	M Register

Figure 1-22. Reserved Core Storage Locations

Positive Binary Values — Bit Positions 11 1111 / 0123 4567 8901 2345	Powers of 2	Absolute Values — Decimal Notation Base-10	Absolute Values — Hexadecimal Notation Base-16	Negative Binary Values — Bit Positions 11 1111 / 0123 4567 8901 2345
0000 0000 0000 0000	-	0	0	No negative zero
0000 0000 0000 0001	0	1	1	1111 1111 1111 1111
0000 0000 0000 0010	1	2	2	1111 1111 1111 1110
0000 0000 0000 0100	2	4	4	1111 1111 1111 1100
0000 0000 0000 1000	3	8	8	1111 1111 1111 1000
0000 0000 0001 0000	4	16	10	1111 1111 1111 0000
0000 0000 0010 0000	5	32	20	1111 1111 1110 0000
0000 0000 0100 0000	6	64	40	1111 1111 1100 0000
0000 0000 1000 0000	7	128	80	1111 1111 1000 0000
0000 0001 0000 0000	8	256	100	1111 1111 0000 0000
0000 0010 0000 0000	9	512	200	1111 1110 0000 0000
0000 0100 0000 0000	10	1,024	400	1111 1100 0000 0000
0000 1000 0000 0000	11	2,048	800	1111 1000 0000 0000
0001 0000 0000 0000	12	4,096	1,000	1111 0000 0000 0000
0010 0000 0000 0000	13	8,192	2,000	1110 0000 0000 0000
0100 0000 0000 0000	14	16,384	4,000	1100 0000 0000 0000
0111 1111 1111 1111	-	32,767	7,FFF	1000 0000 0000 0001
No positive equivalent	15	32,768	8,000	1000 0000 0000 0000

Figure 1-23. Value Ranges - Single Precision Word

Positive Binary Values — Bit Positions 11 1111 1111 2222 2222 2233 / 0123 4567 8901 2345 6789 0123 4567 8901	Powers of 2	Absolute Values — Decimal Notation Base-10	Absolute Values — Hexadecimal Notation Base-16	Negative Binary Values — Bit Positions 11 1111 1111 2222 2222 2233 / 0123 4567 8901 2345 6789 0123 4567 8901
0000 0000 0000 0000 0000 0000 0000 0000	-	0	0	No negative zero
0000 0000 0000 0000 0000 0000 0000 0001	0	1	1	1111 1111 1111 1111 1111 1111 1111 1111
0000 0000 0000 0000 0000 0000 0000 0010	1	2	2	1111 1111 1111 1111 1111 1111 1111 1110
0000 0000 0000 0000 0000 0000 0000 0100	2	4	4	1111 1111 1111 1111 1111 1111 1111 1100
0000 0000 0000 0000 0000 0000 0000 1000	3	8	8	1111 1111 1111 1111 1111 1111 1111 1000
0000 0000 0000 0000 0000 0000 0001 0000	4	16	10	1111 1111 1111 1111 1111 1111 1111 0000
0000 0000 0000 0000 0000 0000 0010 0000	5	32	20	1111 1111 1111 1111 1111 1111 1110 0000
0000 0000 0000 0000 0000 0000 0100 0000	6	64	40	1111 1111 1111 1111 1111 1111 1100 0000
0000 0000 0000 0000 0000 0000 1000 0000	7	128	80	1111 1111 1111 1111 1111 1111 1000 0000
0000 0000 0000 0000 0000 0001 0000 0000	8	256	100	1111 1111 1111 1111 1111 1111 0000 0000
0000 0000 0000 0000 0000 0010 0000 0000	9	512	200	1111 1111 1111 1111 1111 1110 0000 0000
0000 0000 0000 0000 0000 0100 0000 0000	10	1,024	400	1111 1111 1111 1111 1111 1100 0000 0000
0000 0000 0000 0000 0000 1000 0000 0000	11	2,048	800	1111 1111 1111 1111 1111 1000 0000 0000
0000 0000 0000 0000 0001 0000 0000 0000	12	4,096	1,000	1111 1111 1111 1111 1111 0000 0000 0000
0000 0000 0000 0000 0010 0000 0000 0000	13	8,192	2,000	1111 1111 1111 1111 1110 0000 0000 0000
0000 0000 0000 0000 0100 0000 0000 0000	14	16,384	4,000	1111 1111 1111 1111 1100 0000 0000 0000
0000 0000 0000 0000 1000 0000 0000 0000	15	32,768	8,000	1111 1111 1111 1111 1000 0000 0000 0000
0000 0000 0000 0001 0000 0000 0000 0000	16	65,536	10,000	1111 1111 1111 1111 0000 0000 0000 0000
0000 0000 0000 0010 0000 0000 0000 0000	17	131,072	20,000	1111 1111 1111 1110 0000 0000 0000 0000
0000 0000 0000 0100 0000 0000 0000 0000	18	262,144	40,000	1111 1111 1111 1100 0000 0000 0000 0000
0000 0000 0000 1000 0000 0000 0000 0000	19	524,288	80,000	1111 1111 1111 1000 0000 0000 0000 0000
0000 0000 0001 0000 0000 0000 0000 0000	20	1,048,576	100,000	1111 1111 1111 0000 0000 0000 0000 0000
0000 0000 0010 0000 0000 0000 0000 0000	21	2,097,152	200,000	1111 1111 1110 0000 0000 0000 0000 0000
0000 0000 0100 0000 0000 0000 0000 0000	22	4,194,304	400,000	1111 1111 1100 0000 0000 0000 0000 0000
0000 0000 1000 0000 0000 0000 0000 0000	23	8,388,608	800,000	1111 1111 1000 0000 0000 0000 0000 0000
0000 0001 0000 0000 0000 0000 0000 0000	24	16,777,216	1,000,000	1111 1111 0000 0000 0000 0000 0000 0000
0000 0010 0000 0000 0000 0000 0000 0000	25	33,554,432	2,000,000	1111 1110 0000 0000 0000 0000 0000 0000
0000 0100 0000 0000 0000 0000 0000 0000	26	67,108,864	4,000,000	1111 1100 0000 0000 0000 0000 0000 0000
0000 1000 0000 0000 0000 0000 0000 0000	27	134,217,728	8,000,000	1111 1000 0000 0000 0000 0000 0000 0000
0001 0000 0000 0000 0000 0000 0000 0000	28	268,435,456	10,000,000	1111 0000 0000 0000 0000 0000 0000 0000
0010 0000 0000 0000 0000 0000 0000 0000	29	536,870,912	20,000,000	1110 0000 0000 0000 0000 0000 0000 0000
0100 0000 0000 0000 0000 0000 0000 0000	30	1,073,741,824	40,000,000	1100 0000 0000 0000 0000 0000 0000 0000
0111 1111 1111 1111 1111 1111 1111 1111	-	2,147,483,647	7F,FFF,FFF	1000 0000 0000 0000 0000 0000 0000 0001
No positive equivalent	31	2,147,483,648	80,000,000	1000 0000 0000 0000 0000 0000 0000 0000

Figure 1-24. Value Ranges - Double Precision Word

Character	Hex	I/O Bus Bits							
		0	1	2	3	4	5	6	7
A	C1	1	1	0	0	0	0	0	1
B	C2	1	1	0	0	0	0	1	0
C	C3	1	1	0	0	0	0	1	1
D	C4	1	1	0	0	0	1	0	0
E	C5	1	1	0	0	0	1	0	1
F	C6	1	1	0	0	0	1	1	0
G	C7	1	1	0	0	0	1	1	1
H	C8	1	1	0	0	1	0	0	0
I	C9	1	1	0	0	1	0	0	1
J	D1	1	1	0	1	0	0	0	1
K	D2	1	1	0	1	0	0	1	0
L	D3	1	1	0	1	0	0	1	1
M	D4	1	1	0	1	0	1	0	0
N	D5	1	1	0	1	0	1	0	1
O	D6	1	1	0	1	0	1	1	0
P	D7	1	1	0	1	0	1	1	1
Q	D8	1	1	0	1	1	0	0	0
R	D9	1	1	0	1	1	0	0	1
S	E2	1	1	1	0	0	0	1	0
T	E3	1	1	1	0	0	0	1	1
U	E4	1	1	1	0	0	1	0	0
V	E5	1	1	1	0	0	1	0	1
W	E6	1	1	1	0	0	1	1	0
X	E7	1	1	1	0	0	1	1	1
Y	E8	1	1	1	0	1	0	0	0
Z	E9	1	1	1	0	1	0	0	1
0	F0	1	1	1	1	0	0	0	0
1	F1	1	1	1	1	0	0	0	1
2	F2	1	1	1	1	0	0	1	0
3	F3	1	1	1	1	0	0	1	1
4	F4	1	1	1	1	0	1	0	0
5	F5	1	1	1	1	0	1	0	1
6	F6	1	1	1	1	0	1	1	0
7	F7	1	1	1	1	0	1	1	1
8	F8	1	1	1	1	1	0	0	0
9	F9	1	1	1	1	1	0	0	1
=	7E	0	1	1	1	1	1	1	0
$	5B	0	1	0	1	1	0	1	1
.	4B	0	1	0	0	1	0	1	1
'	7D	0	1	1	1	1	1	0	1
,	6B	0	1	1	0	1	0	1	1
(	4D	0	1	0	0	1	1	0	1
-	6D	0	1	1	0	1	1	0	1
)	5D	0	1	0	1	1	1	0	1
+	4E	0	1	0	0	1	1	1	0
/	61	0	1	1	0	0	0	0	1
*	5C	0	1	0	1	1	1	0	0
&	50	0	1	0	1	0	0	0	0

22267

Figure 1-25.   1132 Printer Code

Character	Hex	Bits							
		0	1	2	3	4	5	6	7
		8	9	10	11	12	13	14	15
A	64	0	1	1	0	0	1	0	0
B	25	0	0	1	0	0	1	0	1
C	26	0	0	1	0	0	1	1	0
D	67	0	1	1	0	0	1	1	1
E	68	0	1	1	0	1	0	0	0
F	29	0	0	1	0	1	0	0	1
G	2A	0	0	1	0	1	0	1	0
H	6B	0	1	1	0	1	0	1	1
I	2C	0	0	1	0	1	1	0	0
J	58	0	1	0	1	1	0	0	0
K	19	0	0	0	1	1	0	0	1
L	1A	0	0	0	1	1	0	1	0
M	5B	0	1	0	1	1	0	1	1
N	1C	0	0	0	1	1	1	0	0
O	5D	0	1	0	1	1	1	0	1
P	5E	0	1	0	1	1	1	1	0
Q	1F	0	0	0	1	1	1	1	1
R	20	0	0	1	0	0	0	0	0
S	0D	0	0	0	0	1	1	0	1
T	0E	0	0	0	0	1	1	1	0
U	4F	0	1	0	0	1	1	1	1
V	10	0	0	0	1	0	0	0	0
W	51	0	1	0	1	0	0	0	1
X	52	0	1	0	1	0	0	1	0
Y	13	0	0	0	1	0	0	1	1
Z	54	0	1	0	1	0	1	0	0
0	49	0	1	0	0	1	0	0	1
1	40	0	1	0	0	0	0	0	0
2	01	0	0	0	0	0	0	0	1
3	02	0	0	0	0	0	0	1	0
4	43	0	1	0	0	0	0	1	1
5	04	0	0	0	0	0	1	0	0
6	45	0	1	0	0	0	1	0	1
7	46	0	1	0	0	0	1	1	0
8	07	0	0	0	0	0	1	1	1
9	08	0	0	0	0	1	0	0	0
=	4A	0	1	0	0	1	0	1	0
$	62	0	1	1	0	0	0	1	0
.	6E	0	1	1	0	1	1	1	0
'	0B	0	0	0	0	1	0	1	1
,	16	0	0	0	1	0	1	1	0
(	57	0	1	0	1	0	1	1	1
-	61	0	1	1	0	0	0	0	1
)	2F	0	0	1	0	1	1	1	1
+	6D	0	1	1	0	1	1	0	1
/	4C	0	1	0	0	1	1	0	0
*	23	0	0	1	0	0	0	1	1
&	15	0	0	0	1	0	1	0	1

30015A

Figure 1-26.   1403 Printer Code

Function	0 1 2 3 4 5 6 7 8 15
Carrier Return	1 0 0 0 0 0 0 1
Tabulate	0 1 0 0 0 0 0 1
Space	0 0 1 0 0 0 0 1
Backspace	0 0 0 1 0 0 0 1
Shift to Red*	0 0 0 0 1 0 0 1
Shift to Black*	0 0 0 0 0 1 0 1
Line Feed	0 0 0 0 0 0 1 1

*May be done concurrently with any other function.

Character Code Bits						U/L Case		Ctrl
B0	B1	B2	B3	B4	B5	B6=0 LC	B6=1 UC	B7
0	0	1	1	1	1	A	A	0
0	0	0	1	1	0	B	B	0
0	0	0	1	1	1	C	C	0
0	0	1	1	0	0	D	D	0
0	0	1	1	0	1	E	E	0
0	0	0	1	0	0	F	F	0
0	0	0	1	0	1	G	G	0
0	0	1	0	0	1	H	H	0
0	0	1	0	0	0	I	I	0
0	1	1	1	1	1	J	J	0
0	1	0	1	1	0	K	K	0
0	1	0	1	1	1	L	L	0
0	1	1	1	0	0	M	M	0
0	1	1	1	0	1	N	N	0
0	1	0	1	0	0	O	O	0
0	1	0	1	0	1	P	P	0
0	1	1	0	0	1	Q	Q	0
0	1	1	0	0	0	R	R	0
1	0	0	1	1	0	S	S	0
1	0	0	1	1	1	T	T	0
1	0	1	1	0	0	U	U	0
1	0	1	1	0	1	V	V	0
1	0	0	1	0	0	W	W	0
1	0	0	1	0	1	X	X	0
1	0	1	0	0	1	Y	Y	0
1	0	1	0	0	0	Z	Z	0
1	1	1	1	1	1	1	(	0
1	1	0	1	1	0	2	+	0
1	1	0	1	1	1	3	<	0
1	1	1	1	0	0	4	¬	0
1	1	1	1	0	1	5	)	0
1	1	0	1	0	0	6	;	0
1	1	0	1	0	1	7	*	0
1	1	1	0	0	1	8	-	0
1	1	1	0	0	0	9	"	0
1	1	0	0	0	1	0	!	0
1	1	0	0	0	0	#	=	0
1	0	1	1	0	1	/	?	0
1	0	0	0	0	1	-	:	0
1	0	0	0	0	0	,	>	0
0	1	0	0	0	1	&	>	0
0	0	1	0	0	0	$	%	0
0	0	0	0	0	1	@	%	0
0	0	0	0	0	0	.	¢	0

Figure 1-27. Console Printer Control and Character Codes

Key	IBM Card Code	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
.	11,8,4		1					1				1					
/	0,1			1	1												
ø	0			1													
1	1				1												
2	2					1											
3	3						1										
4	4							1									
5	5								1								
6	6							1									
7	7									1							
8	8										1						
9	9											1					
$	11,8,3		1				1					1					
.	12,8,3	1					1					1					
,	0,8,3			1			1					1					
EOF	None														1		
Back Space	None															1	
ER FLD	None																1
=	6,8									1		1					
'	5,8								1			1					
(	12,5,8	1						1				1					
)	12,5,8		1					1				1					
+	12,8,6	1								1		1					
-	11		1														
A	12,1	1			1												
B	12,2	1				1											
C	12,3	1					1										
D	12,4	1						1									
E	12,5	1							1								
F	12,6	1								1							
G	12,7	1									1						
H	12,8	1									1						
I	12,9	1											1				
J	11,1		1		1												
K	11,2		1			1											
L	11,3		1				1										
M	11,4		1					1									
N	11,5		1						1								
O	11,6		1							1							
P	11,7		1								1						
Q	11,8		1								1						
R	11,9		1										1				
S	0,2			1		1											
T	0,3			1			1										
U	0,4			1				1									
V	0,5			1					1								
W	0,6			1						1							
X	0,7			1							1						
Y	0,8			1								1					
Z	0,9			1									1				
Space	Blank	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
¢	12,8,2	1				1						1					
<	12,8,4	1						1				1					
|	12,8,7	1									1	1					
&	12	1															
!	11,8,2		1			1						1					
;	11,8,6		1							1		1					
¬	11,8,7		1								1	1					
%	0,8,4			1				1				1					
_	0,8,5			1					1			1					
>	0,8,6			1						1		1					
?	0,8,7			1							1	1					
:	8,2					1						1					
#	8,3						1					1					
@	8,4							1				1					
"	8,7										1	1					

Figure 1-28. Console Keyboard Character Code

Graphic	4 of 8 Code NX OR 8421	Graphic	4 of 8 Code NX OR 8421
blank	1111 0000*	F	0110 0110
¢	0110 1010	G	1000 0111
.	1000 1011	H	0111 1000
<	0110 1100	I	0110 1001
(	0101 0110	J	1101 0001
+	0011 0110	K	1101 0010
|**	1000 1101	L	1100 0011
&	1000 1110	M	1101 0100
!	1100 1010	N	1100 0101
$	0100 1011	O	1100 0110
*	1100 1100	P	0100 0111
)	0101 1100	Q	1101 1000
;	0011 1100	R	1100 1001
¬	0100 1101	none#	1010 1010
-	0100 1110	S	1011 0010
/	1011 0001	T	1010 0011
,	0010 1011	U	1011 0100
%	1010 1100	V	1010 0101
_	0101 1010	W	1010 0110
>	0011 1010	X	0010 0111
?	0010 1101	Y	1011 1000
:	0010 1110*	Z	1010 1001
'	0001 1011	0	1001 1010
@	1001 1100	1	1110 0001
'	0000 1111	2	1110 0010
=	0001 1110	3	1001 0011
"	0001 1101	4	1110 0100
A	0111 0001	5	1001 0101
B	0111 0010	6	1001 0110
C	0110 0011	7	0001 0111
D	0111 0100*	8	1110 1000
E	0110 0101	9	1001 1001

*This is correct for System/360 Programs, but is not consistent with certain other STR devices. See the specific device manual.

**Group Mark

#Record Mark

Control Characters	4 of 8 Code N X O R 8 4 2 1
Idle	0 0 1 1 1 0 0 1
Start of Record 1 or Acknowledge 1 (SOR 1 or ACK 1)	0 1 0 1 0 0 1 1
Start of Record 2 or Acknowledge 2 (SOR 2 or ACK 2)	0 0 1 1 0 0 1 1
Transmit Leader (TL)	0 0 1 1 0 1 0 1
Control Leader (CL)	0 1 0 1 0 1 0 1
End of Transmission (EOT) *	0 1 0 1 1 0 1 0
Inquiry or Error (INQ or ERR)	0 1 0 1 1 0 0 1
Telephone *	0 1 0 1 1 1 0 0
Longitudinal Redundancy Check (LRC) **	- - - - - - - -

* Also used as a data character

** The LRC character contains a 1 in each bit position for which the total of 1's in the record was odd, and a 0 if the total was even. The character is not necessarily in the 4 of 8 code.

Figure 1-29.   STR 4-of-8 Transmission and Control Character Codes

Description of Charts

IOCC control word is given in hexadecimal form with function modifier shown when applicable. Control word is followed by functional description and data word(s). Control words given are for device area codes. C(IOCC address) = core storage location specified by IOCC address. For all areas, Sense Interrupt command is 03XX; modifier XX (ILSW address) is placed on Out Bus automatically by the CPU.

Printer - Keyboard

0900 Write: Load adapter buffer from C(IOCC address), analyze data, and send character signals to printer.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
For Data Character and Control Character see Figure 1-27															

0A00 Read: Store contents of keyboard contacts at C(IOCC address).

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
For Keyboard Character see Figure 1-28															

0C00 Control: Places the keyboard in the select mode and allows data to be entered into the CPU.

0F00/0F01 Sense DSW: Loads device status indicators into A. Indicators (†) are reset by command 0F01.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Printer Service Response †	Keyboard Response †	Keyboard Interrupt Request †	0=Keybd 1=Console Entry	Printer Busy	Printer Not Ready	Keyboard Busy									

1442 Card Read Punch

1100 Write: Load adapter buffer from C(IOCC address), and send character signals to punch. Cards are punched one column at a time.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Row 12	Row 11	Row 0	Row 1	Row 2	Row 3	Row 4	Row 5	Row 6	Row 7	Row 8	Row 9				

1200 Read: Store contents of adapter buffer at C(IOCC address). Data word is same as for write.

Program Load Mode Read: This read is initialised by the program load pushbutton. The data is read from the cards as shown below.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Row 12	Row 11	Row 0	Row 1	Row 2				Row 3	Row 3	Row 4	Row 5	Row 6	Row 7	Row 8	Row 9

|← Operation Code →| |← Sign →|← Displacement →|

1401 Control, Start Punch: Causes a card to move through the punch station and allows each column to generate a punch response interrupt.

1402 Control, Feed Cycle: Causes all cards in the feed path to advance one station. The read response and punch response interrupts are inhibited.

1404 Control, Start Read: Causes a card to move through the read station and allows each column to generate a read response interrupt.

148X Control, Stacker Select: Causes the card leaving the punch area to go to the alternate stacker. This command can be 1481, 1482, or 1484.

Figure 1-30. XIO Operations (part 1)

1442 Card Read Punch - Continued

1700/1701 Sense Device: Loads the device status indicators into A. Command 1701 resets the interrupt level 0 indicators, and 1702 resets the interrupt level 4 indicators.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Read Response Level 0 †	Punch Response Level 0 †	Error Check	Last Card	Op Complete Level 4 †			Feed Check							Busy	Not Ready or Busy

1134 Paper Tape Reader and 1055 Paper Tape Punch

1900 Write: Load adapter punch buffer from C(IOCC address). Select punch magnet drivers from punch buffer data and energize punch clutch driver.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Channel 8	Channel 7	Channel 6	Channel 5	Channel 4	Channel 3	Channel 2	Channel 1								

1A00 Read: Store contents of adapter read buffer at C(IOCC address). Data word is same as for Write command.

Program Load Mode Read: This read is initiated by the Program Load pushbutton when a 1442 or 2501 card reader is not used with the 1131. The data is read from the tape as shown below:

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Channel 4	Channel 3	Channel 2	Channel 1	Channel 4	Channel 3	Channel 2	Channel 1	Channel 4	Channel 3	Channel 2	Channel 1	Channel 4	Channel 3	Channel 2	Channel 1

|← 1st Tape Character →|← 2nd Tape Character →|← 3rd Tape Character →|← 4th Tape Character →|

1C00 Control: Load contents of tape sensing contacts into adapter read buffer. Energizes reader clutch to advance tape one character position. IOCC address word is not used.

1F00 / 1F01 Sense Device: Load status of device indicators into A. Indicators (†) are reset by 1F01 command only.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Reader Response †		Punch Response †	Reader Busy	Reader Not Ready	Punch Busy	Punch Not Ready								

Single Disk Storage and 2310B Disk Storage

2400/2404
8C00/8C04
9400/9404
9C00/9C04
A400/A404

Control Carriage: Load IOCC address into adapter word counter to specify number of cylinders to be accessed. XX00 commands move the carriage forward. XX04 commands move the carriage in reverse.

IOCC Address Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
							256	128	64	32	16	8	4	2	1
										Number of Cylinders					

16228.1

Figure 1-30. XIO Operations (part 2)

250X ⎞
8D0X ⎟
950X ⎬ **Initialize Write:** Set up adapter data channel controls for transferring data from core storage to the adapter on a cycle-steal basis.
9D0X ⎟ Load IOCC address word into CAR.
A50X ⎠ Bit 13 determines the head, 0 for upper head, 1 for lower head.
Bits 14 and 15 determine the sector.
X = 0, 1, 2, or 3; upper head, sector 1 through 4 respectively.
X = 4, 5, 6 or 7; lower head, sector 1 through 4 respectively.

260X ⎞
8E0X ⎟
960X ⎬ **Initialize Read:** Set up adapter data channel controls for transferring data from the adapter to core storage on a cycle-steal basis.
9E0X ⎟ Load IOCC address word into CAR. Word-count word and data word are same as for Initialize Write command.
A60X ⎠ X Same as the Initialize Write commands.

2700/2701 ⎞
8F00/8F01 ⎟
9700/8201 ⎬ **Sense Device:** Load status of device indicators into A. Indicators (†) are reset by XX01 command.
9F00/9F01 ⎟
A700/A702 ⎠

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Data Error †	Operation Complete †	Disk Not Ready	Disk Busy R/W or Carriage	Carriage Home										Sector Count	

1627 Plotter

2900 **Write:** Load adapter buffer from C(IOCC address). Actuate plotter controls from buffer data.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Lower Pen	+X	-X	-Y	+Y	Raise Pen										

2F00/2F01 **Sense Device:** Load status of device indicators into A. Indicators (†) are reset by 2F01 command only.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Plotter Response †														Busy	Not Ready

1132 Printer

3200 **Read Emitter:** Causes the read emitter to transfer the next available type wheel character to C(IOCC address).

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bit 0 Row	Bit 1 Row	Bit 2 Row	Bit 3 Row	Bit 4 Row	Bit 5 Row	Bit 6 Row	Bit 7 Row								

16228.2

Figure 1-30. XIO Operations (part 3)

1132 Printer - Continued

3401 <u>Control, Space Carriage</u>: Causes the carriage to space one line.

3402 <u>Control, Stop Carriage</u>: Causes the carriage to stop skipping on the detection of a punch in the carriage control tape.

3404 <u>Control, Start Carriage</u>: Causes the carriage to skip until a punch is detected in the carriage control tape.

3440 <u>Control, Stop Printer</u>: Causes the printer to become ready and inhibits printer interrupts.

3480 <u>Control, Start Printer</u>: Causes the adapter to gate 1132 emitter, and initiates a series of cycle steals which prints a single line of data.

3700/3701 <u>Sense Device</u>: Load status of device indicators into A. Indicators (t) are reset by 3701 command only.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Read Emitter Resp t	Skip Response t	Space Response t	Carriage Busy	Print Scan Check	Froms Check (Ready)	Printer Busy		1	2	3	4	5	6	9	12

Columns 8-15 labeled: Carriage Control Tape Channels

Console Entry Switches, Interrupt Run Switch, and Program Stop Switch

3A00 <u>Read</u>: Store contents of switches at C (IOCC address).

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

Row labeled: Bit Switches

3F00 <u>Sense Device</u>: Load status of indicators into A. Indicators are reset upon execution of this command.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Program Stop	Interrupt Run t														

1231 Optical Mark Page Reader

4200 <u>Read</u>: Store contents of output buffer, of the delay-line storage, at C(IOCC address).

Data Words (2 Byte Transfer)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	2 (Byte 1)	3	4	5	6	7 (Byte 2)	8	9					Byte 1 C Bit	Byte 2 C Bit

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
10	11	12 (Byte 3)	13	14	15	16	17 (Byte 4)	18	19					Byte 3 C Bit	Byte 4 C Bit

Data Words (Single Byte Transfer)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	2 (Byte 1)	3	4										Byte 1 C Bit	

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
5	6	7 (Byte 2)	8	9										Byte 2 C Bit	

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
10	11	12 (Byte 3)	13	14										Byte 5 C Bit	

16228.3

Figure 1-30. XIO Operations (part 4)

1231 Optical Mark Page Reader - Continued

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
15	16	Byte 4 17	18	19										Byte 4 C Bit	

4402 Control, I/O Disconnect: Causes the reader to stop the reading of a page and clears the delay-line storage of all data.

4404 Control, Start Read: Causes a page to move through the read station and reads the data into the delay-line storage.

4480 Control, Select Stacker: Causes the page just read to be placed in the alternate stacker.

4700/4701 Sense Device: Load status of indicators into A. Indicators (t) are reset by 4701 command.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Read Response t	Timing Mark Error t	Read Error t	Master Data	Operation Complete Resp t	OK To Select	Feed Busy	Document Sel by OMPR	Test Timing Mark Chk Busy	Hopper Empty				Read Busy	Busy	Not Ready

2501 Card Reader

4E00 Initiate Read: Causes the adapter to transfer the number of words specified by the word count to C (IOCC address) using the cycle steal mode. The 2501 data word is identical to 1442 data word.

Program Load Read: Identical to the 1442 program load read. The program load read data word is identical to the 1442 program load data word.

4F00/4F01 Sense Device: Load status of indicators into A. Indicators (t) are reset by 4F01 command.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		Error Check	Last Card	Operation Complete t										Busy	Not Ready or Busy

Synchronous Communications Adapter

5100 Write, Load Buffer: Causes the 1131 to transfer C (IOCC address) to the SCA buffer.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
N	X	O	R	8	4	2	1								

5101 Write, Turn Off Audible Alarm: Causes the SCA audible alarm to be turned off.

5102 Write, Turn On Audible Alarm: Causes the SCA audible alarm to be turned on.

5104 Write, Sync/Idle Character: Causes the 1131 to transfer C(IOCC address) to the SCA sync/idle register. The normal sync/idle character is shown below.

Sync/Idle Character

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	1	1	1	0	0	1								

5200 Read, Load Core from Buffer: Causes the SCA to transfer the contents of the buffer to C (IOCC address).

5201 Read, Diagnostic Read 1: Causes the SCA to transfer the condition of 9 triggers to C (IOCC address). The data word is shown below.

Diagnostic Read 1

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Synchronize Trigger	Idle Character Trigger	Character Complete Trigger	End Operation Trigger	Diagnostic Mode Trigger	Binary Timer Trigger	3 sec Timer	1.5 sec Timer	Send Data / Space Bit							

Figure 1-30. XIO Operations (part 5)

Synchronous Communications Adapter - Continued

5202 Read, Diagnostic Read 2: Similar to Diagnostic Read 1. The data word is shown below.

Diagnostic Read 2

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Clock Gate Trigger	Sync Counter Trigger	1st Transition Trigger	Phase Cntr Ctrl Trigger	Receive Tag Trigger	Character Phase Trigger		Optional Test Point for CE Use								

5401 Control, Set 7 Bit: Allows the SCA to transmit and receive data using a 7-bit character format.

5402 Control, Set 6 Bit: Allows the SCA to transmit and receive data using a 6-bit character format.

5404 Control, End Operation: Causes the SCA to be reset and disconnected from the line if jumpers are installed. This command also sets the SCA to the 8-bit character format.

5408 Control, Diagnostic Mode: Causes the SCA to establish and interrupt at each bit shift, allowing the CE to check the operation of the SCA.

5410 Control, Synchronize: Causes the SCA to establish synchronization with the remote terminal.

5420 Control, Start/Stop Timeout: Causes the timer trigger to be set (if turned off) or reset (if turned on).

5440 Control, Disable: Inhibits the SCA auto answer request interrupt circuit.

5480 Control, Enable: Causes the SCA to interrupt on receipt of an auto answer request.

5500 Initiate Write, Transmit: Sets the SCA in the transmit mode.

5540 Initiate Write, DC Reset: Causes the adapter triggers controls and registers to be reset.

5600 Initiate Read, Receive Mode: Sets the SCA in the receive mode.

5601 Initiate Read, Master Mode: Turns on the receive run trigger which places the SCA in the master mode (used to transmit data records).

5602 Initiate Read, Slave Mode: Turns the receive run trigger off and places the SCA in the slave mode (used to receive data records).

5700/5701 Sense Device: Load status of indicators into A. Indicators (t) are reset on execution of the 5701 command.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Read Response t	Write Response t	Check	Time-out t	Answer Request t	Busy	Enabled	Ready	Receive Run							

1403 Printer

A900 Write: Causes the carriage to skip to the channel specified by the modifier bits in the data word specified by C (IOCC address).

Carriage Skip Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
				1	2	3	4	5	6	7	8	9	10	11	12

AC00 Control: Causes the carriage to space one line.

AD00 Initiate Write: Causes the adapter to transfer the number of words specified by the word count from C (IOCC address) to the print buffer. The data word is shown below.

Data Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	40	20	10	8	4	2	1		40	20	10	8	4	2	1

AF00/AF01 Sense Device: Load status of indicators into A. Indicators (t) are reset by AF01 command.

Device Status Word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Parity Check	Transfer Complete Inter t	Print Complete Inter t	Carriage Interrupt t		Ring Check	Sync Check					Carriage Channel 9	Carriage Channel 12	Carriage Busy	Printer Busy	1403 Not Ready

1028.5

Figure 1-30. XIO Operations (part 6)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Module Select		High			Low			High			Low			

|←——————— X Select Bits ———————→|←——————— Y Select Bits ———————→|

8K Module	Select Bits	
	1	2
1	0	0
2	0	1
3	1	0
4	1	1

Note: In troubleshooting core storage, it may be desired to substitute (or switch) storage modules. The module jumper wiring is shown on logic pages SA111 (2.2 μs) or SD311 (3.6 μs).

Figure 1-31. Storage Address Register Word Format

1.1 AUTOMATED LOGIC DIAGRAMS

1.1.1 Logic Block Symbology

Function
Function Suffix
* here denotes special inputs
* here denotes a special block
Additive Card Code (Ref BA001)
Symbolic Packaging (2 characters)
Circuit Number
Pin Number
Card Part Number
* here denotes a connector
Card Location
Portion and Sub-Portion (2 char.)
Page Coordinate
Block Serial Number

OR FL
T 03A E G07
4621AT
B-B2D4
5H -- AL

1.1.2 Logic Page Identification

The logic page prefixes (major sections) used in the 1130 System Diagrams are shown in Figure 1-32. If a feature is not included in the machine type, no logics will be provided for that feature.

1.2 SLT MAINTENANCE

Maintenance procedures for standard SLT components are found in the IBM Field Engineering Theory of Operation (Manual of Instruction), Solid Logic Technology Packaging, Tools, Wire Change Procedure (see FE Bibliography - 1130 System, Form Y26-1130).

1.2.1 SLT Contact Wear

Avoid unnecessary removal and replacement of pluggable SLT components. The gold contact surfaces of SLT cards, cable cards, and board pins are rated for 50 insertions. Voltage crossover assemblies and other back-panel connector blocks are rated for 20 insertions.

1.2.2 Wire Color Codes

Panel wiring in the 1130 system conforms to the standard SLT color code designations: yellow identifies wiring that is controlled by computer-generated rework instructions, blue/white identifies uncontrolled wiring, blue identifies temporary wiring installed by REA (Request for Engineering Action), and black and yellow twisted pair is used for I/O cables and temporary flat cable repairs.

1.2.3 Machine Cable Folds

Figures 1-33 and 1-34 show the most frequently used types of SLT flat cable folds in the 1130 system.

Major Section	Logic
AC	Socket Listing
AD	Additive Card Codes, Jumpers and Tie Downs, and SS Adjustments
AE	Signal Cable Terminations
AF	Solid Logic Design Automation Board Chart
BA	Socket Reservations and CE Card
BB	I/O Bus
BF	Socket Reservations
CR	2501 Card Reader Interface
DN	Operation Decode
DU	IOCC Decode
FA	Storage Access Channel I Adapter
FC	Binary Synchronous Communications Adapter
FD	1231 Optical Mark Page Reader Adapter
FR	2501 Card Reader Adapter
FX	1133 Multiplexer Control and Storage Access Channel II Adapter
GA through GD	2310 B Disk Storage Adapters (Drives 1 through 4)
HP	1403 Printer Adapter
KA	CPU Oscillator
KB	CPU Branch Controls
KC	CPU T Clock
KD	CPU Instruction Cycle Timer
KG	CPU Register Controls
KM	CPU X Clock, Cycle Steal Controls, and Interrupt Controls
KR	Parity Check Controls
KU	Index Register Controls
KW	Usage Meter Controls
MB	Core Storage Address Bus
MC	Core Storage Read/Write Controls
RA	A and U Registers
RB	I, B, and M Registers
RD	D Register
RN	Format and Tag Registers
RQ	Q Register
RS	Cycle Control Counter
SA	2.2 µs Core Storage
SD	3.6 µs Core Storage
WF	Single Disk Storage and Core Storage Interfaces
WZ	Core Storage Interface
XC	Console
XF	Single Disk Storage Adapter
XG	1627 Plotter Adapter
XP	1132 Printer Adapter
XR	1442 Card Punch, or 1442 Card Read Punch Adapter
XT	Paper Tape Reader and Punch Adapter
XW	Console Keyboard/Printer Adapter
YG	1133 Power
YP	1131 Power
Z-	Reference

16229

Figure 1-32.   1130 System Logic Prefixes

Figure 1-33.   Method of Rotating Cable 180 Degrees at "To" End

Figure 1-34.   Methods of Repositioning Cable at "To" End

SECTION 2. DIAGNOSTIC TECHNIQUES

1.3 FAILURE LOGGING

Logging is the first procedural step to isolating and determining a system failure. One type of logging can be considered immediate: the error has occurred and continues presently to occur, with maintenance required (a failure); the second type, historical: the error has occurred, and may or may not be presently occurring or require maintenance.

1.3.1 Immediate Logging

Immediate logging is performed by error detectors. The CE may use diagnostic hardware and diagnostic maintenance program readouts.

1.3.2 Historical Logging

Historical logging for the 1130 system is of four types: (1) readouts of the customer's operational program, (2) the operator's log, (3) non-operational (error) readouts, and (4) CE Incident Reports.

1.3.2.1   Logging by the Customer's Operational Program

The records of all data processing inputs and outputs provide an indication of what was supposed to happen, versus what actually happened to the customer's process. These records provide clues as to where, when, and how the failure occurred or is occurring. The customer should keep and maintain an orderly library of such information.

1.3.2.2   The Operator's Log

The Operator's Log is a record manually written by the customer (operator, systems engineer, programmer, etc.) which is intended to state machine/process, human, and environmental conditions.

The log can contain valuable diagnostic information based on the operator's observations. Typically the operator's log will contain the time information is observed, the type of process being controlled, any change in the process inputs/outputs, and any change in environmental conditions concerning the process or the 1130 system. If an error or failure has occurred, all of the foregoing information should be included as well as the type of error or failure, when, where, and possible conjecture as to how the error or failure occurred.

1.3.2.3 ·   Non-Operational (Error) Readouts

Programming checks in the form of non operational or error readouts (pre, post, and during operations) may be provided for data processing input/output. Limited process I/O checks may also be provided at the customer's discretion.

1.3.2.4   CE Incident Report

Previous CE Incident Reports at the installation may serve as a clue to failure location and detection. These reports may be especially helpful in locating transient failures.

1.4   FAILURE DETECTION AND TROUBLESHOOTING

Detection can only take place through diagnostic hardware indicators (for transient and hard failures) or external service aids (for random failures). To assist in isolating a detected failure, manual controls and diagnostic programming have been included in the system's capability.

A failure can be physically located in (1) the 1130 system's programming, (2) the 1130 system's hardware, or (3) the customer's equipment other than the 1130 system. Repair and maintenance of customer's equipment is solely customer responsibility.

The service philosophy of the 1130 system is based on the effective use of diagnostic programs and techniques. These programs and techniques depend heavily on the multiple modes of operation of the processor and of the console indicators to define problem areas. It must be recognized that the programs and techniques cannot always eliminate the need for detailed pulse and voltage checking, but they are designed to reduce this detailed evaluation to a minimum.

When a failure occurs, note all pertinent information. Record the contents of all registers and console panel indicators on a check sheet for later reference. Try to localize the failure before removing the machine from productive work.

A failure in the +12 or +48 volt power supplies does not cycle power down in the 1130 system. If either the +12 or +48 volt supply has a power failure, the system will not operate and these power supplies should be checked first to determine that they are functioning.

The increased realiability of electronic components suggests that the majority of general service problems are electro-mechanical in nature. These problems are caused by mechanical adjustments, mechanical wear, electrical timing, and loose connections.

Diagnostic procedures have been provided to assist in isolating troubles between the electronics of the processor and the functions of electromechanical peripheral devices.

Keep in mind two other problem sources, program troubles and electrical noise troubles. Because the 1131 processor depends completely on programming for all input and output functions as well as for processing, program timing errors and incorrect data can appear as electronic processor or I/O problems. The diagnostic programs are designed to exercise and examine the functions of the processor and I/O devices. In general, the tests provide the assurance needed to guide problem analysis to the machine or the program. Electrical noise can be a problem because of the low level signals used in this and other solid state systems. Critical evaluation during tests assures that the system is free from electrical noise interference anticipated in most environments. Suppression circuits have been designed into the system to reduce exposure to both internal and external interference. However, there is always the possibility of unique external conditions or of the failure of grounding or suppression circuits. While there are no unique tests or tools available to pinpoint electrical noise, the diagnostic section of this manual does provide some analysis procedures which can assist trouble analysis when electrical interference is suspected.

Note: For problems that do not seem to lend themselves to analysis, check that all cards and interboard connectors are in place and seated.

1.4.1 Error Detection

All data entering core storage has odd parity added to each half word. The parity is checked when reading out of core storage. A parity error in core results in the processor stopping at the end of the core storage cycle in which the parity error condition is detected. Parity bypass is under CE switch control, not under program control.

These I/O devices provide error indicators in their corresponding Device Status Words (DSW): Disk Storage, 2310B Disk Storage, 1132 Printer, Communications Adapter, 1403 Printer, 2501 Card Reader, 1442-5,6,7 Card Read Punch, and the 1231 Optical Page Reader. In addition the printers, card readers, card punches, and the optical page reader have visual indicators on the device to alert the operator to the fact that an error has occurred. System diagnostic programs provide error handling techniques for program recognizable input data errors, and supply printouts to aid in diagnosing troubles.

1.4.2 Error Isolation

The CE switches under the right hand top cover provide specific functions for processor error isolation. Bit switch data can be written into core and then read back for parity verification. Bit switch data can be cycled through the processor and registers without reference to storage. Interrupt request can be inhibited. Indicator lamps can be mass tested.

In addition to the CE switches, four modes of operation (single step, single cycle, single instruction, and interrupt run) are available at the console. These modes are described in detail in 1.4.5.

To further assist error isolation, the single disk storage can be disconnected from the system and operated in the read mode under CE switch control. The processor can also be operated independently of the disk storage when it has been disconnected from the system.

The I/O devices are capable of limited mechanical operation independent of the processor. In general, independent mechanical operation of the devices cannot be performed without affecting processor performance.

It is possible to remove the devices from the system by disconnecting their signal connectors. In some cases it is necessary to ground interrupt level lines to permit operation of the processor with the device removed. If an I/O device is removed from the system for maintenance, use Logic AD000 to determine which lines must be grounded to maintain processor operation.

The console I/O printer cable connections are identical to those on a

1053 except for one wire and can be tied into the OLSA tester by interchanging the wire from H7 to R8 at H7 with the wire on H8. The 1053 jumper card (part 747579) is needed to attach the female plug on the I/O printer cable to the female connector in the OLSA. The console printer must be returned to normal before the system is returned to the customer.

If an I/O device is removed from the system, the program must not address that unit or the program may hang up waiting for a device interrupt.

If it is desired to bypass the error stop when a 1442 read error occurs, isolate pin D05 of the card in location A-B1H2 (ALD XR291). If it is desired to bypass a punch error, isolate pin B05 of the same card. This allows operation of the 1442 in spite of the error condition. Be sure the circuit is restored to normal before returning the system to the customer.

1.4.3 Dynamic Detection

Within the processor, all data is parity checked when being read from core storage. A parity error results in an immediate stop of the processor if the parity run switch is off. Parity errors can be bypassed for CE analysis.

The most basic dynamic detection tools are the system diagnostic programs. Function, unit, and timing tests provide error handling capabilities and error looping routines to facilitate problem analysis. Within the diagnostic programs, unit device failures are handled with device status word bits. The sensing of these bits under program control results in printouts or halts which can be analyzed to identify the unit and type of failure and guide corrective action.

Intermittent error logging is a useful tool. Such logging can provide data to evaluate system integrity. It can also assist off line analysis and reduce system downtime to a minimum. Logging facilities can be designed into customer programs but are presently not available as a part of the system programming packages.

1.4.4 Static Detection (CE Control)

The following modes of operation are under switch control to assist the CE in analyzing and detecting machine failures.

Run Mode: The system functions as a normal processor. Program detectable

errors under diagnostic test operation result in halts, printout routines, punchout routines, or a combination of these. Diagnostic tests provide for looping within specific functional areas under console entry switch control during the main diagnostic program. Diagnostic tests are built from basics and increase in complexity, providing a high degree of serviceability.

Run Interrupt Mode: A level 5 interrupt occurs after each mainline instruction. This mode can be used for tracing mainline, branch, or subroutine operations.

Single Instruction Mode: The processor stops after each instruction is executed. The start key controls the advance.

Single Machine Cycle: The processor executes a single clock cycle (T0-T7, E, I, IX, IA, etc.) under control of the start key. SMC can be used to investigate CPU functions with every cycle taken by memory.

Single Step: The processor executes a single clock step, i.e., T1 under control of the start key. Pressing the single step key results in the generation of an A pulse; releasing the key results in a B pulse.

Exercise care when using single step because core data can be destroyed if the processor is reset or if the mode switch is changed between T0 and T6 time.

1.4.5 Special Techniques

Failure to Program Load (Card System): (Figure 1-35). The initial problem is to define whether the card reader or the processor is at fault. The following procedure can assist diagnosis:

1. Try one-card programs. If these programs do not lead to an immediate fault location, load core with hex 7000 (MDX), using the bit switches and the storage load switch. Press reset and start the program by pressing the start key. This causes the processor to perform a no-op operation. By changing the displacement through core, the instruction operates as a branch. If the MDX instruction operates properly, enter hex C000 (load accumulator) in location 0000. Enter hex D000 (store accumulator) in location 0001. Reset the CPU and press the start key. This simple routine loops

Clear Storage
Reset CPU
Set Mode Switch
To Display

Run Small Group
of Ripple Punched
Cards into Card
Reader by Program
Load

Did
Reader Take
A Cycle
?

No

Yes

Program Loading
Should Produce
A Feed Cycle
Check Logics

Yes

Does
IAR=0001
MAR=0000
?

No

IAR Incremented
to Store First Card.
Then Reset to Begin
Program. Check Logics

Are
Any Interrupt
Levels Indicated
?

No

Yes

Display Storage
Locations 0 Through 79
and Check for Data.

Interrupt Level 0 and 4
are Serviced by Hard-
ware for 1st Card and
Should be Off. Check
Logics.

Yes

Does
Every Location
Have Data
?

No

See
Item 2

Sec 1.4.6

Is
Data in Load
Format Positions
?

No

Yes

Col. 12 thru 2 Load
Into Bits 0 thru 4
Col. 3 thru 9 load in
Bits 8 thru 15. Col. 3
Enters Bits 8 and 9.
Check Logics.

Does
Bit Data Agree
With Card
Punching

Yes

No

Analysis of Data
Needed to Determine
Cause of Failure.

1st Card Load Circuits
and Reader Operating
Correctly. Return to
Single Card Programs
for Further Analysis.

NOTE: If cards are loaded in display mode, no processing
occurs and then switching to single instruction mode
permits stepping through program operation.

22600

Figure 1-35. 1442 Program Load: Flow Chart

and sets hex D000 in every core location. If these routines run, check the system using Figure 1-35.

2. An incorrectly adjusted 1442 read emitter causes intermittent loss of interrupts. In this case the last words in the read in area are blank and the data read is in adjacent positions. Failure to read a column (assuming an interrupt occurs) results in blank words within the 80-word field causing a read register check or a feed check.

Double incrementing of the I counter on program load causes blank words in core on program load.

Card Feeding (No Program): A technique for causing the 1442 to feed cards without a program in the machine is sometimes needed. This technique is:

1. Load the read hopper with cards.
2. Turn the mode switch to single step (SS).
3. Press the program load key.

Cards continue to feed as long as the program load key is held. The program load key may be blocked down and the feeding controlled by the 1442 start and stop keys.

1.5 THE MAINTENANCE DIAGRAM MANUAL (MDM)

The following paragraphs define the organization and contents of this manual.

1.5.1 IBM 1130 Configurator

This diagram defines the maximum system configuration.

1.5.2 System Data Flow Diagram

This diagram shows the overall data flow of the 1130 and the exits and entries to the I/O devices.

1.5.3 Unit Data and Control Diagram (UDCD)

This diagram expands each unit contained within the system data flow diagram to include major controls.

1.5.4 I/O Operations Diagrams

These diagrams show the overall functions of I/O operations in positive logic diagrams.

1.5.5 Simplified Logic Diagrams (SLDs)

These diagrams consist of simplified (second level) logic diagrams of the complex areas of the system where an additional level of logic is desired for clarity.

1.5.6 Logic Flow Charts (CLFC)

The diagrams show, in condensed form, the concept of a particular operation.

1.5.7 Timing Charts (T)

These diagrams depict the timing conditions of applicable operations.

1.6 DIAGNOSTIC PROGRAMMING AND MACHINE CHECKOUT

Diagnostic programs provide rapid diagnosis of many system troubles. The console panel is useful for controlling manually entered tests used when diagnostic programs cannot be run.

1.6.1 Maintenance Diagnostic Programs

The information on the diagnostic programs presented here is for general use only. Detailed descriptions of the programs and their use are provided with the programs.

The maintenance programming system was developed to test and check, as completely as possible, the data paths, checking circuits, control functions, timing relationships, registers, mechanical adjustments, and I/O interaction.

The various programs that test the individual machine functions permit detection, provide degrees of localization, and communicate to the CE those indications of machine status which assist him in repairing the problem rapidly.

1.6.2 Program Language

The maintenance program system is programmed using the 1800/1130 standard assembler program language. The listings follow the standard assembler program format and include comments and explanations to help the CE understand and follow the program operation.

1.6.3 Program Control

Manual control of the maintenance program system is provided as follows:

1. Stop or continue on error.
2. Loop program, loop routine, loop function, or loop on error.
3. Bypass or allow error typeout.
4. Bypass or allow manual intervention requests.

1.6.4 Error Messages and Documentation

These items are included in either the error messages or documentation, or both.

1. The location in the program of the failing routine or function.
2. The cause of the program halt or error message.
3. The function or functions that failed.
4. A comparison of the actual results with the expected results.

1.6.5 Program Loading

The maintenance programs are provided on cards and paper tape.

1.6.6 Tests for Device Interaction

The diagnostic monitor has the facility for controlling up to six test programs simultaneously, depending on core size, to provide overlapped or interacting operation of devices.

1.6.7 Operation Modes

The maintenance programs are designed to run in one of two modes, independent mode or dependent mode.

1.6.7.1 Independent Processor Tests

These programs assume complete control of the system and run independently of any other program. All I/O functions and interrupt controls are handled within the program. Errors are indicated by error halts which are described in the documentation.

Function Tests: These tests are engineered specifically to exercise and evaluate each of the functions of the system.
The function tests are designed to provide thorough fault detection (data-, sequence-, and interaction-related problems may not necessarily be detected by a function test), with short run time and minimal program size.

These programs use the building block approach; that is, the simplest instruction is tested first and no instruction is used to test another instruction until it has been fully tested itself. The procedures for running the tests are given in the CPU test index in the test documentation.
Tests included in the independent mode are:

1. CPU function test.
2. Core storage function test.
3. Core storage adjustment test.
4. Basic diagnostic loader.
5. One-card diagnostic programs (7).
6. Program load manual tests.
7. Interrupt test.

The program load manual tests are used when none of the other function tests will load. To diagnose this type of trouble, the CE must use the test facilities provided on the console. To optimize his performance in the use of these facilities, a program load diagnostic guide, in the test documentation, has been developed. Instructions are entered one at a time through the bit switches, and the instruction operation can be evaluated by the CE.

1.6.7.2 Monitor Controlled I/O Tests

These programs run under control of the diagnostic monitor and may be overlapped. Errors are indicated by error messages printed out on the 1131 Console Printer.
All I/O programs run under control of this monitor. Under this control, programs can be run one at a time, run in a pre-determined sequence, or run simultaneously in any combination, except as limited by core size.
Two versions are available, card and paper tape. Program selection is via the bit switches.
This program controls the I/O function tests and incorporates the functions of housekeeping, program loading and execution, interrupt handling, error handling, and Customer Engineer communication, such as printouts. The documentation provides an I/O monitor test index to aid in running these tests.
The following programs are provided:

1. Paper Tape Reader/Punch function test.
2. 1131 Console/Keyboard function test.
3. 1132 function test.
4. 1442 function test.
5. 1442 timing test.
6. 1627 function test.
7. Disk storage function test.
8. Disk initialization program.

Program	Program Listing	Card Deck or Paper Tape	Documentation
1. Monitor	2191200	2191201	2191202
2. CPU function test	2191204	2191205	2191206
3. Core storage function test	2191208	2191209	2191210
4. Disk storage function test	2191212	2191213	2191214
5. Disk initialization program	2191216	2191217	2191218
6. 1132 function test	2191220	2191221	2191222
7. 1442 function test	2191224	2191225	2191226
8. 1442 timing test	2191228	2191229	2191230
9. Paper tape function test	2191232	2191233	2191234
10. 1627 function test	2191236	2191237	2191238
11. Console/keyboard printer function test	2191240	2191241	2191242
12. Core adjustment test	2191244	2191245	2191246
13. Meter test	2191248	2191249	2191250
14. Basic diagnostic loader	2191252	2191253	2191254
15. One card diagnostic programs	2191260	2191261	2191262
16. Program load manual test	-	-	2191266
17. Interrupt function test	2191268	2191269	2191270
18. SAC (no IBM programs or test)	-	-	-
19. SCA instruction function test	2191296	2191297	2191298
20. SCA write/read buffer and line noise detection test	2191272	2191273	2191274
21. SCA wrap around test	2191275	2191276	2191277
22. SCA transmit 1, receive	2191278	2191279	2191280
23. 2501/1442 M5 function test	2243550	2243551	2243552
24. 1403 printer function test	2243553	2243554	2243555
25. 1231 optical reader function test	2243556	2243557	2243558
26. SAC II (no IBM programs or tests)	-	-	-
27. 1442 Relocating Loader	2191281	2191282	2191283
28. Papertape Relocating Loader	-	-	-
29. 2501 Basic Loader	-	-	-
30. 2501 Relocating Loader	-	-	-

16230

Figure 1-36.   Maintenance Diagnostic Programs

1.6.7.3   1130 Maintenance Diagnostics Part Numbers

The part numbers of the diagnostic programs and of the program documentation are given in Figure 1-36.

1.7   SERVICE CHECK LIST

1.7.1 General Information

1. On what operation does the machine fail?
   a.   Diagnostic test.
   b.   Customer work (Fortran, etc.).
   c.   Op code during which failure occurred.
2. What is the frequency of error?
   a.   Time of day.
   b.   Environment (temperature, etc.).
   c.   Does customer power fluctuate at certain time of day (welder, heavy machinery, etc.)?

1.7.2 General Check List

1. Have connectors and cards been checked for looseness or for bent contacts?

   a.   Edge connectors.
   b.   Laminar bus (pins and terminals).
   c.   TB connectors (power supply, power sequence, etc.).
2. Have grounds been checked?   (See 1.9.1.)
   a.   DC isolated ground.
   b.   AC isolated ground.
   c.   Ground straps (check contact from the gate to the frame).
3. Have power supplies been checked?
   a.   Voltage levels.
   b.   Ripple.
4. Have fans and blowers been checked?
   a.   Power supply fans
   b.   Gate fans and blowers
5. Does the machine fail on margins? Normal margins are ± 4%.

1.7.3 Core Storage Check List

1. Which lights are on?
2. Has indicator lamp test switch been checked?
3. What is the pattern of the failure?
   a.   Greater or less than 4k; odd or even, etc?
   b.   Picking or dropping bits?
   c.   What bits are affected?
4. Is the trouble in B register rather than core storage?
5. Core storage air flow correct?

6. Has component substitution been tried?
7. Have the sense lines been scoped?

> Caution
> Use an insulated probe tip when scoping core as shorts in the core area can damage the core array. When adjusting pots in the core circuits, use the plastic alignment screwdriver, part 460811, to avoid shorting to other cards.

Adjustments of the core storage timings and voltages should not be changed until proven to be out of tolerance. Always use the Tektronix 453 oscilloscope and Weston 901 meter or their equivalents when checking and/or adjusting core storage timing or power supply circuits.

1.7.3.1 Solid Core Failure, Limited Area of Failure

1. Record mode of failure.
   a. Bit pickup or dropout.
   b. Addressing failure.
2. Record pattern of failure.
   a. Build table of failures.
   b. If Y drive line is open, replace cards.
   c. If X drive line is open, replace cards.
   d. Make continuity check for open drive or sense lines (paragraph 1.7.3.4).
   e. Check diodes on array (paragraph 1.7.3.4).
   f. Remove array; check welds and wires visually.
   g. If core is bad, replace array.

1.7.3.2 Solid Core Failure, General Failure (All Addresses or All Bits)

1. Turn on the storage load CE switch.
2. Turn on all bit switches.
3. System cycles through all of core and tries to enter all bits.
4. Check SLT voltages to core (+6, +3, -3).
5. Check +12v and output of regulator voltage at 8.5v.
   a. Adjust voltages if out.
   b. Replace regulator card.

> Note: Do not replace the regulator card if the output is ground, as the new card will be shorted out.

6. Check timing signals: read/write, long time/short time, strobe, emitter strobe.
7. Check V reference and VSA voltages.
8. Check X and Y current by scoping voltage test points.

1.7.3.3 Core Failure, Intermittent

1. Check SLT voltages to core (+6, +3, -3).
2. Check +12v and output of regulator voltage at 8.5v.
3. Check timing signals.
4. Check V reference and VSA voltages.
5. Check X and Y current by scoping voltage test points.

1.7.3.4 Core Parity Errors

The basic approach to correct interpretation of core parity problems, particularly intermittent troubles, is to record both data and address information and then analyze the data for failure pattern. Address decoding is based on a 3,3,3,4 (bits 3 thru 15) bit grouping rather than on a straight hex grouping, so address errors need to be converted from hex to this grouping to determine address sensitivity. See ALD SD021.

Shorts or opens in the array unit have been a significant part of the intermittent parity problem. The failures can frequently be aggravated with concentrated heat (hair dryer) directed on the array or with vibration including slight deformation of array by twisting on array handles.
   Raising the temperature of the core storage board by blocking the air flow may also result in an increase of failure rate.

Shorted or open diodes and shorts between pins at the edge of the array boards should be field analyzable and repairable. Opens have also occurred at the edge of the array boards. These may not be readily obvious to the eye as the epoxy may be holding the connection mechanically. Use ALD SD011 through SD082 and ohmmeter to isolate.
   Shorted diodes show as low output at all address groups except the one that has the failing diode. Maladjustment of core voltages and strobe may temporarily compensate for a shorted diode, but core will be operating at a marginal level and be highly susceptible to temperature or voltage variations.
   Differential scoping of the sense lines will show low envelopes inside the outside envelope as shown below.

Read ≅ 50 mv   Write

The low envelope will be a heavy trace indicating the groups with good diodes; the outside "normal amplitude" envelope will be a light trace of the group with the failing diode.

There is another shorting condition which occurs internally in the bottom board and is not field repairable. This is a leakage path between drive and sense lines. The failures usually start out very intermittently and increase gradually. Core storage adjustment and card swapping occasionally help but do not correct the problem.

There are three combinations of bottom board leakage. Each exhibits specific symptoms and can be identified with fairly simple measurement techniques. However, diode or array-point connection shorts and opens can exhibit similar symptoms.

Leakage Between a Drive Line (Or Group of Drive Lines) and a Sense Line Symptom: Bit pickup in a particular sense line for the addresses associated with the drive line.

Analysis:
1. Evaluate parity error data and addresses.
2. Remove jumper block associated with the failing bit position. (This last step isolates the array for further checking.)
3. Check for resistance between the sense line of the failing bit and all driver gate pins. See Logics SD021. This should essentially be an open circuit. A unit with 100k ohms of resistance will work, but experience has shown that units with a leakage path lower than several megohms will continue to deteriorate and eventually cause intermittent parity errors. Defective units have also exhibited a momentary breakdown from 5,000k ohms to 5k ohms under heat, vibration, or extended operation.

Solution: Replace storage unit.

Leakage Between Two Drive Line Groups. Symptom: Dropping of any bits associated with the two groups. May also cause picking of bits, depending on magnitude of leakage.

High Resistance: Picked bits due to coupling noise to sense line.

Low Resistance: Dropped bits due to drain of drive current.

Analysis:
1. Evaluate parity error data and addresses.

2. Differentially scope the sense line output of any failing bit while regenerating an all 1s pattern. The 1s envelope will contain groups of low amplitude core outputs because of current splitting betwen the shorted drive lines.

Solution: Replace storage unit.

Leakage Between Two Sense Lines Symptom: Picking or dropping of bits on the two sense lines independent of addresses.

Analysis:
1. Evaluate parity error data and addresses.
2. Remove the jumper block(s) associated with the failing bits.
3. Check for resistance between the failing sense bit lines. See 1.7.3.4.1, Item 3 for comments on resistance.

Solution: Replace storage unit.

Because of the mechanical construction and failure mechanism in the bottom board, most shorts due to bottom board failure have been between bits 0, 14, or 16 and one of the low order Y drive lines.

1.7.4 Addressing Failure Check List

Addressing failures can be very elusive because of the branching, indirect addressing, and effective addressing features of the CPU.

This list will help the CE isolate such failures:

1. Record all console indications of the failure (IAR, M register, and B register).
2. If cycle steal addressing trouble is suspected, it may be necessary to statically check the addressing circuits. The CE indicators can be wired to help evaluate the addressing circuits.
3. Using the core service techniques, try to evaluate whether the trouble is in core storage or in the addressing circuits.
4. Trace routines using the interrupt run mode of operation should be considered.

A simple routine which stores the IAR and returns to the mainline program on any branch or instruction is helpful to see how far the program progressed before it failed.

Be aware that this kind of operation can be misleading if the first branch is to data which is acted upon as an instruction.

M Register

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
▓	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0

Module Select Bits — High ←——— X Select Bits ———→ Low — High ←——— Y Select Bits ———→ Low

Figure 1-37. Example of Hi-or-Low Driver

1.7.5 Core Storage Console Isolation

1. Load system to all bits.
   a. Turn on the storage load CE switch.
   b. Turn on all bit switches.
   c. Turn the mode switch to LOAD.
   d. Press the start key.
2. Stop and reset the system.
3. Turn off storage load CE switch.
4. Turn on storage display CE switch.
5. Turn function switch to DISPLAY.
6. Press the start key.
7. Machine stops with a parity error.
8. Storage address register bits on indicate the failing X-Hi-or-Low, Y-Hi-or-Low driver (see Figure 1-37).

The bad driver is Y-Hi-RD/write gate 011 at B-C1G3 according to the core unit plugging chart, SD021.

If B register does not contain all bits, the trouble is in a sense/inhibit card. Picking bits may be checked by changing step 1b to: No bit switches on.

In the event of an intermittent failure, a recording of each failure must be made, indicating the M register address and B register contents and parity bits.

An M register bits on pattern should develop if the failure is in X or Y line circuits.

If no M register pattern is evident, examine the words in B register for a pattern. Remember that parity bits indicate which half of the word is wrong. A failure indicates a failing sense amplifier or an inhibit driver (same card).

No pattern in either area indicates a problem in address or strobe time generation.

1.7.6 Current Scoping of Core

1.7.6.1 Initial Oscilloscope Setup

1. If a particular address is in question, load MDX *-1 (hex 70FF) into that address, using CE and bit switches, to provide a one instruction loop.
2. Oscilloscope: use Tektronix 453 or equivalent.

a. Current probe in channel 1.
b. Time base: 0.5 microseconds/div.
c. Vertical input channel 1: 0.1v/div.
d. Sync on rise of T0: +DC, external.
3. Core setup.
   a. Remove jumper block for position desired, using removal tool (part 2108860) and pulling straight out.
   b. Install ten 4" jumpers in place of the jumper block following the printed circuit pattern on the back of the block.
   c. Hang current probe on specific jumper.

1.7.6.2 Core Array Waveforms

The following examples of core storage waveforms were obtained using a 453 oscilloscope plus the oscilloscope and core setup described in the section above, and hex address 0000.

Y-Line Current

Oscilloscope setup:

1. Initial setup.
2. Channel 1: Y read gate, write driver B-C1K5B04.
3. Block at C1K5 removed and jumpered.
4. Reference SD221.

X-Line Current

Read Time | Write Time   22602

Oscilloscope setup:

1. Initial setup.
2. Channel 1: X read gate, write driver B-C1J6B02.
3. Block at C1J6 removed and jumpered.
4. Reference SD222.

Inhibit Drive Current

22603

Oscilloscope setup:

1. Initial setup.
2. Channel 1: inhibit bit 4 (bit 4 = 0) B-C1E7D04.
3. Block C1E7 removed and jumpered.
4. Reference SD403.

Sense Line With No Bit

22604

Oscilloscope setup:

1. Initial setup.
   a. Channel 2 voltage probe.
   b. Channel 2 set to 0.2v/div.
   c. Mode switch set to ALT.
2. Channel 1: inhibit/sense bit 4 (bit 4 = 0) B-C1E7D04.
3. Channel 2: strobe pulse B-C1B6B07.
4. Block C1E7 removed and jumpered.
5. Reference SD403.

Sense Amplifier with a 1-Bit

22605

Oscilloscope setup:

1. Initial setup.
   a. Channel 1.
      1. Voltage probe.
      2. 0.05v/div.

b. Channel 2.
   1. Voltage probe.
   2. 0.2v/div.
2. Channel 1: sense amplifier 1-bit (bit 9 = 1) B-C1B3B10 (SD403).
3. Channel 2: strobe B-C1H2B09.

Inhibit Sense Lines - Bit 3 + 1

| Read Cycle | Write Cycle |

4k Machines Only

Setup:

1. Console setup.
  a. Storage load and cycle switch on.
  b. Bit switch 3 on.
2. Oscilloscope setup.
  a. Channel 1 and 2 set on AC INPUT and 0.05v/cm.
  b. Invert channel 2.
  c. Vertical mode switch set to ADDED.
  d. Input to channels 1 and 2 are twisted pair wires set up as shown (part 2182907).

e. Sweep set to 0.5 microseconds/div.
f. Sync + DC external on T0 B-A1J2B13.
g. Connect twisted pair to B-C1B5B02 and B-C1B5D02 (SD403).

The first two envelopes are read cycle and write cycle, respectively. The lower trace is strobe; it is shown for reference only and cannot be obtained without special equipment.

Inhibit Sense Lines - Bit 3 = 0.

Inhibit Current Flowing

Noise Spike
Induced when inhibit current is stopped. This spike is normal

Setup:

1. Console setup.
  a. Turn on the storage load and cycle switch.
  b. Turn on bit switch 3.
2. Oscilloscope setup.
  a. Channel 1 and 2 set on AC input and 0.5v/cm.
  b. Invert channel 2.
  c. Vertical mode switch set to ADDED.
  d. Input to channels 1 and 2 are twisted pair wires set up as shown (part 2182907).

e. Sweep set to 0.5 microseconds/div.
f. Sync +DC external on T0 B-A1J2B13.
g. Connect twisted pair to B-C1B5B02 and B-C1B5D02 (SD403).

1.7.7 Core Diagnostic Aids (Figure 1-38)

1. Core waveforms are the same while cycling core with either the CE storage load or display switch on. With the storage load switch on, parity errors do not stop the machine. Core is read out to the B register and read back in from the bit switches. With the display switch on and the parity run switch off, parity errors stop the machine. Core is read out to the B register and is read in from B register. Any bits dropped in this mode are lost. For analyzing a failure from the console, the display mode is probably best.
2. Current control card failures cause errors at random core addresses. Some addresses fail more often, but this is only because of circuit characteristics. To check the current control cards, turn on the CE storage load switch. Turn on the bit switches to the desired configuration and press the start key to CYCLE CORE. Scope B2B09 to check for Y dimension. X dimension (M2B09) duration corresponds to long time; Y dimension is short time. The amplitude of X and Y are equal and approximately 2v to 2.5v. This amplitude is a function of the V-Ref voltage. V-Ref can be checked against the voltage reading recorded on the core voltage label to see if it is correct.
3. Scoping the current control card test point (M2B09 for X, B2B09 for Y) shows if all read/write drivers are conducting. If a driver fails to conduct, there is a light trace across the bottom of the pulse for that dimension. If two drivers are conducting at the same time, however, these test points look normal.

   Two drivers conducting together split the current for that dimension, resulting in neither address reading or writing correctly. When the

Figure 1-38.   Core Flow Chart

defective driver is addressed, it works correctly because no other driver is conducting. When a good driver is addressed, the defective driver conducts also, causing both to fail. If this failure is suspected, stop the increment of the I register (IAR) (jumper B A1M2G13 to D08) and cycle core in a failing address. Using a current probe, scope the X and Y dimension drive line for that address. (See current scoping technique, item 4.) There should be 210 to 265 ma through the lines. If one dimension has only half enough current, the failing driver is in that dimension. Analyze the failing addresses to find the defective driver.

4. Current loops are required in order to scope current on the 1131 core storage. The current loop block is put onto the pin side of the large board in place of the array connector block for the desired lines. Make up a current loop block using a single card extender, or offset, and the four-inch SLT jumpers. Install the jumpers to the same configuration as the array connector block jumpers (SD021).

5. There is one inhibit driver for each bit in each 4k of storage. If an inhibit driver never conducts, that bit enters 4k of storage continuously. If it always conducts, the bit can never be entered into that 4k. Any other 4k segment of core functions correctly. If there is a bit failure through 4k of core, exchange the inhibit driver and sense amplifier cards for that bit with another bit. If the trouble is not a card, but a sense/inhibit failure is suspected, check the continuity of the sense/inhibit line.

6. There is one sense amplifier for each bit in each 4k of core. The variable sense amplifier (VSA) voltage controls sensitivity of the sense amplifiers. The factory setting is recorded on the core voltage label. Scope the output of the sense line to the sense amplifier using a differential amplifier as shown in section 1.7.6.2. With the strobe single shot properly adjusted, the strobe output should coincide with the sense line output.

1.7.8 Transient Power Line Noise

Power line noise is characterized by lack of pattern. If transient noise is suspected, alert the physical planning representative to the situation. Some symptoms that have been noted in the field are:

1. Highly intermittent failures.
2. Failure defies any analysis by pattern.
3. Failures occur mostly during the day (commonly related to the start or end of a work day when large numbers of equipment are being turned on or off).
4. Week-end performance relatively trouble free.

1.7.8.1 Methods of Determining Noise

1. Scope with the oscilloscope grounded on the power supply common.
   a. Suspected line.
   b. Ground pins on failing SLT boards (noise level should be less than 1 volt peak to peak).
   c. AC input lines of contactors.
2. Indicator – A latch or line level can be wired into a CE indicator. The line may need to be gated to indicate only the transient pulse.

   Note: Bursts of transient line noise of up to 20v peak to peak normally do not affect the 1130 system if the noise is reflected by all power supplies in the system.

1.7.8.2 Methods of Aggravating Noise Problems

1. Determine what other equipment is on the 1130 line. Run a program while turning on and off the power switches on this equipment, i.e., air conditioning, units, heaters, other DP equipment, etc. (Check with customer first.)
2. Separate the ac and dc grounds from machine frame.

1.7.8.3 Areas to Investigate

If noise problems are encountered or suspected, check for the following:

1. Is system on a separate circuit?
2. Does system have a good ground return to power source (a separate ground circuit for the 1130 system)?

1.8 CONSOLE PANEL

The console bit switches and associated circuitry provide the ability to store in or read out from core storage data and programs. A complete description of the console panel and its uses are in Chapter 2.

1.9 CE PANEL

The CE panel has switches to aid the CE
in his diagnostic procedures. Details
on their use are given in Chapter 2.

1.10 CONSOLE PRINTER

1.10.1 Console Printer Diagnostic Aids
(Figure 1-39).

1. Determine which data or control
   functions are failing. To determine
   which data functions of tilt or rotate
   are failing, check which characters
   are failing and use Figure 1-40 as a
   reference.

Example: Tilt 2 and tilt 3 characters
            do not fail. Tilt 3 characters
            print for tilt 1 characters.
            Tilt 2 characters print for
            tilt 0 characters. These
            conditions indicate the function
            of T2 is at fault.

2. If there are failures in both data
   functions and control functions,
   determine if there is any relation
   between the failures, using Figure 1-
   41 as a reference.

Example: The data function T2 and control
   •   function of carrier return are
            failing. These two functions
            are related in that they both
            use character word bit 0.

3. If there is a relation between data
   functions and control functions, check
   the associated 'TWR bit' FF to determine
   if it is being turned on. If it is
   being turned on, the 'INH TWR DR' line
   should be checked. If it is not being
   turned on, check the TWR buffer load
   SPD, TWR SPD, and the associated 'B-
   bit PWR' line.
4. Investigate the console printer if one
   of the following is true:
   a. Data functions fail and control
       functions do not.
   b. Control functions fail and data
       functions do not.
   c. There is no relation between data
       function and control function
       failures.

1.11 MARGINAL CHECKING

There is no marginal check supply on the
1130 system. However, the logic supplies
(+3v and +6v) may be varied by ±4% and

Figure 1-39. Console Printer Flow Chart

the system should still operate trouble
free. Consider power supply variation
only after other isolation techniques
have been exhausted.
   Voltage settings on the 1130 system
are critical. A precision meter is
required to set voltages. Always use the
Weston 901 (or equivalent) meter when
marginal checking or adjusting voltages.

ROTATE

Rotate Magnets	-5	-4	-3	-2	-1	0	+1	+2	+3	+4	+5
	← Clockwise →						← Counter Clockwise →				
UC LC 2A	1 E	3 E	5 @ E	7 > E	8 L	0 b L	2 E	4 : E	6 5 E	9 L	' – L
UC LC 2	E	T E	V % L	X ' L	Y L	‡ ç L	S E	U = L	W " L	Z L	, L
UC LC 1	J E	L , L	N * E	P ; L	Q E	I – L	K L	M) E	O Δ L	R E	$ L
UC LC -5	A E–L	C E–L	E ▢ E–L	G < E–L	H E–L	? & E–L	B	D (	F ‡	I	. V

Tilt Magnet T1	T2	Tilt
E	E.	0
L	E	1
E	L	2
L	L	3

E = Magnet Energized   L = Latched on Bail

Note: For a +5, tilt 3 character the auxiliary magnet is the only magnet energized.
Head – Part number 1167969
Last three numbers of part number on the head.

Figure 1-40. Typehead Chart

Character Word Bit	Data Function	Control Function
0	T2	Carrier Return
1	T1	Tabulate
2	R1	Space
3	R2A	Backspace
4	R2	Shift to Red
5	R5	Shift to Black
6	Upper Case	Line Feed
7	Used for Control Function	

Figure 1-41. Console Printer Word Chart

Note: If it is necessary to power down the system while running margins, always return the logic voltages to the normal voltage. Logic supplies set to the high limits (+4%) can trip the regulator circuit breaker during the power-on sequence.

1.12 MISCELLANEOUS TECHNIQUES

1.12.1 Locating Grounds

1. Remove the green (or black) wire between dc isolated ground and frame ground.
2. Remove the green (or black) wire between ac isolated ground and frame ground.
3. Measure the resistance between any ground pin and the frame. The resistance should be in megohms. If not:
   a. Isolate each gate by taking off ground terminal.
   b. Isolate each row by removing the wire that connects the row to the ground cable.

1.12.2 Locating Marginal SLT Cards

If an error shows when running the machine under marginal conditions, the SLT card giving the trouble can be found by isolating the gate where the problem is located by analysis of the circuit failing, e.g., I/O control, printer, CPU.

Note: When a gate that appears to be giving trouble is located, the CE may find that the actual marginal card is the card which is driving the card located in the gate indicated by the test. The marginal driving card can be in another gate.

1.12.3 Signal Levels

Acceptable signal levels are:

0v	Range +0.0v to	0.3v
+3v	Range +2.88v to	3.12v
Inverter inputs	Loaded upper level	0.9v

These values are to be used only as a guide. They are expressed in general terms only and are not true for all circuits. However, circuits operating outside of these ranges should be suspect.

If interchanging a card does not affect a level which appears to be marginal, consider the driving and driven circuits connected to the card.

Special voltages have been noted in the line titles.

1.12.4 Transistor Delay Times

The transistors in the 1130 have an inherent delay time; that is, it requires time to saturate the transistor and time to unsaturate the transistor. In general, it takes longer to unsaturate than to saturate a transistor. These delay times are known as turn-on delay and turn-off delay. They are a function of the type of logic block being considered and the rising or falling of the input.

The total delay in a series of logic blocks is the sum of the individual transistor delays. If too long a delay is experienced in a series of logic blocks, the individual logic blocks should be scoped to see which block has too long a delay.

SLT cards have transistors internally connected to form a series of logic blocks. Because these circuits are all mounted on one card and connected internally, there may be no external check points between logic blocks. (No input or output pins are shown in the systems diagrams.)

Note: Turn-off delays (unsaturating) are generally the longest.

1.12.4.1 Measuring Transistor Delay Time

Transistor delays (slow or fast response) can cause intermittent machine failures that are difficult to diagnose. Circuit delays in the 1130 system are normally 15 to 30 nanoseconds. A slow circuit may cause delays on either the rise or the fall of a pulse and can be particularly troublesome in the 2.2 microsecond core storage. A method for measuring transistor delay follows:

1. Sync oscilloscope on the input to the card in question (while clock is running).
2. Probe the input and note the rise and fall time of the pulse.
3. Probe the output and compare with input pulse. The difference between the rise and fall times is the turn-on delay, and turn-off delay, respectively.

1.12.5 Multi-Input Flip-Flops

Spikes are sometimes observed in the output lines of multi-input FFs. When multi-input FFs are in one state and inputs are given to drive the FF into the same state, a spike is reflected in the off-side output.

0 Side Output

1 Side Transistor Base

Input

These spikes are normal and the circuit design has taken them into consideration.

1.12.6 1442 Error Bypass

Read or punch errors from the 1442 can be bypassed by removing the 3794 card (location AB1H4) from the 1131 attachment circuitry. Removing this card disables the 1442 read and punch error sensing and does not affect other error sensing in the device.

This card must be replaced in location AB1H4 prior to returning the system to the customer.

SECTION 3. SYMPTOM INDEX

The Symptom Index is published by Plant Technical Operations (San Jose). The index is revised periodically and distributed to the field. File the current Symptom Index(es) for the 1130 system after this page and use it to locate all Service Aid CEM's and Engineering Change Announcements (ECA's) that pertain to the specified symptoms.

SECTION 4. SERVICE AIDS

Service Aids are published by Plant Technical Operations to keep customer engineers posted on troubleshooting techniques and service information. The Service Aids are distributed to the field in Customer Engineers Memorandums. File all Service Aids for the 1130 system after this page and use them to assist in trouble diagnosis.

SECTION 1. BASIC MACHINE

2.1   MANUAL CONTROLS AND INDICATORS

The manual controls provide for manual
operations during program and system
analysis. The indicators provide a visual
indication of machine and program status
under the various modes of system
operation.

2.1.1   Control Switch Panel

2.1.1.1   System Reset

Function: Reset processor registers to
their initial state, with the exception
of the M register.

Operation:
1. Data or instructions in core storage
   are not affected.
2. Reset is active in all modes of
   operation except run mode.
3. In single step mode, it is necessary
   to be at T7 time to prevent loss of
   data or instructions when using reset.

*2.1.1.2   Program Stop

Function: Causes a level 5 interrupt for
the console. With appropriate sub
routines, this stop is used to cycle down
the processor and I/O devices to a stop.

> **Caution**
> If these routines are not in the
> program, use of the program stop key
> may cause loss of information.

Operation:
1. The program stop key is pressed and
   a level 5 interrupt is developed.
2. The 0 position of the console keyboard
   device status word is a 1, indicating
   to the program that a program stop is
   requested.
3. A user-supplied programmed wait loop
   is required to block mainline operations
   until the operator intervenes.
4. The interrupt routine should allow the
   program to continue when the start key
   is pressed.
5. If an overlapping or malfunction
   operation such as printing or moving
   disk data is being performed, the
   program operation must be completed
   or data and operating system integrity

can be destroyed. These factors must
be considered in the levels-program-
stop interrupt routine.

2.1.1.3   IMM Stop

Function: Stops the processor immediately.
Interrupt and cycle stealing occur at T7
of the cycle in which the IMM Stop occurs.

Operation:
1. Data from I/O devices can be lost if
   the devices can be operating at the
   time of the IMM stop.
2. A complete program restart is required.

2.1.1.4   Program Start

Function: Causes the program to start
or continue from its present state. The
program continues according to the setting
of the mode switch.

Operation:
1. If a program start routine is in the
   program and the start key is pressed
   following completion of a program stop
   operation, the instruction being
   processed continues as though no program
   stop had occurred.
2. If the start key is pressed after
   reset, the instruction specified by
   the instruction counter (normally zero)
   is the first one executed. By using
   the load IAR function and entering a
   new instruction address, a different
   starting address can be manually
   inserted after reset each time the
   start key is pressed.
3. In the load or display modes the
   instruction address register is advanced
   each time the start key is pressed.
4. When in single step, single memory
   cycle, or single instruction mode, the
   processor advances a single increment
   of the specified mode each time the
   start key is pressed.

2.1.1.5   Load IAR

Function: In the load mode position,
data entered in the bit switches is loaded
directly into the instruction address
register via the storage buffer register.

Operation:
1. The key is functional only when the
   processor is in the load or display
   mode.

2. When in the load mode, an address set
   in the bit switches is entered in the
   instruction address register when the
   load IAR key is pressed.
3. Display: When in this mode, the contents
   of the B register enter the IAR when
   the load IAR key is pressed.

2.1.1.6 Program Load

Function: Provides a means for entering
a program into the system.

Operation:
1. Paper Tape System
   a. Pressing the load key causes groups
      of 4, four-bit characters (16 bit
      words) to be loaded into core
      consecutively, beginning at location
      zero.
   b. Groups continue to be read until
      a punch in the fifth channel is
      encountered.
   c. When a punch in the fifth channel
      is encountered, loading stops and
      control transfers to word zero.
2. Card Read Punch System
   a. Pressing the key causes a card to
      advance from pre-read through the
      read station.
   b. The contents of each column are
      stored consecutively in storage
      locations beginning at location
      zero.
   c. The 12 bits are split into five
      operation bits and eight
      displacement bits, two of which
      are sign bits.
   d. At completion of the card cycle,
      an automatic branch to 0000 is
      executed.

Note: If the card reader is installed,
program load is not active on the paper
tape.

2.1.1.7 Console/Keyboard

Function: Sets bit position 3 in the
keyboard/printer device status word (DSW)
to indicate to the program that the
keyboard is the source of input data
during program control.

Operation: In the console position, the
bit switches are the source of input data.
In the keyboard position, the keyboard
is the source of input data.

2.1.2 Mode Switch

Rotary switch to control mode of machine
operation.

2.1.2.1 Load

Function: Provides for manual entry of
data or instructions from the bit switches
to core storage or I register.

Operation:
1. In load mode, operation of the load
   IAR key transfers bit switch data (2-
   15) to the I register.
2. When in load mode, pressing the start
   key enters the bit switch data (0-15)
   into core storage at the address
   indicated in the I register. The I
   register is incremented by 1.
3. Switching from load to any other mode
   of operation does not affect storage
   or result in reset of any set
   conditions.
4. During machine operation, IMM stop or
   program stop keys must be pressed prior
   to switching to load mode to preserve
   the integrity of the data in core
   storage and to preserve the program.
5. It is not necessary to reset prior to
   switching to load mode. Such switching
   does not affect any set conditions
   other than the B register.

2.1.2.2 Display

1. Function: To display the data at any
   location in core storage.

   Operation: In display, pressing of
   the start key displays, in the B
   register, the data at the address
   specified in the I register prior to
   pressing of the start key.
       Pressing the start key successively
   displays sequentially increasing
   addresses. That is, the I register
   is incremented each time the start key
   is pressed.
2. Function: Load the I register with
   the contents of the B register.

   Operation: Depressing the load IAR
   key transfers the B register contents
   into the I register.

2.1.2.3 Run

Function: To condition the system for
the start of programmed operation.

Requirements:
1. Pressing the start key in run mode
   results in program operation beginning
   at the address specified by the I
   register.
2. Pressing the IMM stop key halts machine
   processing at the end of the active
   cycle at T7 time.

3. Switching from run mode to any other
   mode requires IMM stop or program stop
   prior to switching to insure integrity
   of the core data.

2.1.2.4   Interrupt Run (INT RUN)

Function: Forces a level five interrupt
after completion of each instruction.

Operation:
1. A level 5 interrupt occurs after the
   end of each instruction execution.
2. Higher level interrupts are handled
   automatically during this operation.
3. An interrupt-run program which stops
   on the level 5 interrupt and starts
   with the start key is required to use
   this mode of operation effectively.

2.1.2.5   Single Step (SS)

Function: Pressing the start key advances
the processor one clock cycle.

Operation:
1. Pressing the start key in this mode
   causes a T (X), phase A, pulse to be
   generated. Releasing the start key
   causes a T (X), B pulse.
2. Pressing the reset key in a single
   step mode causes loss of storage
   integrity unless the clock is in time
   T5, T6 or T7 and a program integrity
   unless in T7 time.

Note: The single step mode of operation
cannot be used to check the operation of
a cycle steal device. The results obtained
from this type of operation are not valid
and of no use in trouble analysis.

2.1.2.6   Single Machine Cycle (SMC)

Function: Advances the processor one
complete machine cycle (T7 to T7) under
control of the start key.

Operation: Pressing the start key causes
one machine clock cycle.

2.1.2.7   Single Instruction

Function: To advance the processor one
complete instruction at a time under
control of the start key.

Operation:
1. Pressing the start key causes a complete
   instruction to be executed.
2. I/O operations are completed to the
   point of interrupt request.
3. Switching to another mode of operation
   does not affect instructions or data.

2.1.3   Console Bit Switches

Function: Provide for manual entry of
a machine language instruction or binary
data into core storage, an instruction
address in the I register, or manual
control by program interrogation.

Operation:
1. Data set in the bit switches can be
   loaded into core storage under program
   control.
2. When the machine is in load mode, the
   contents of the bit switches are gated
   directly into the core storage location
   addressed by the I register.
3. The bit switches have no effect on the
   processor under any other mode except
   as addressed by an I/O command.

2.1.4   CE Panel

2.1.4.1   Storage Load Switch

Function: Provides a starting point for
isolating problems and checking the storage
circuits.

Operation: Data, as set up in the bit
switches, cycles through all of core
storage. Setting this switch allows
cycling of memory by turning on the run
controls and incrementing the I register.

2.1.4.2   Storage Display Switch

Function: Provides for checking the core
storage circuits.

Operation: The core storage contents are
displayed in the B register console lights
in a sequential manner. Setting this
switch allows core storage to cycle by
turning on the run controls and
incrementing the I register. A parity
error results in an immediate halt if the
parity run switch is off.

2.1.4.3   Non-Storage Load and Cycle
              Switches

Function: Allows console data (bit)
switches to be used as a source of data
in place of core storage.

Operation: With non-storage load and
cycle (NSLC) switch on, the input and
output to core storage is crippled. Input
to the B register comes from the bit
switches only.
   An operation may be entered and executed
from the bit switches, either in single
step, single instruction, SMC, or run
modes. If a valid operation code is

entered and the mode switch is in run, the 1131 cycles through the operation code, incrementing the IAR and cycling again. This permits scoping of I cycles, E cycles and controls without disturbing the contents of storage. If an invalid operation code is entered, it is decoded as a wait command and the 1131 stops.

Example #1

1. Machine fails on any long instruction. By single stepping a double word instruction, it is found that there never is an I-2 cycle.
2. a. Turn on the NSLC switch.
   b. Turn the mode switch to run.
   c. Set load accumulator long instruction in the bit switches (hex C400).
   d. Press the start key. The 1131 cycles and the I-2 circuits may be scoped dynamically for the failure.

Example #2:

In order to examine an XIO instruction and IOCC in single step or single machine cycle mode, the following technique may be used:

1. Turn on the NSLC switch.
2. Turn the mode switch to single machine cycle.
3. Set up XIO instruction in the bit switches (hex 0800).
4. Step through the I1 cycle to the E1 cycles by pressing the start key.
5. Change the bit switches to the desired IOCC word, i.e. device, function codes.
6. Step through the E1 cycle.
7. Turn off all bit switches and press the start pushbutton.
8. If the function of the IOCC was a sense command, the DSW is brought into the A register. If the device had been a 1442, with a feed command, a card would have fed from the hopper, etc.

2.1.4.4   Interupt Delay

Function: Blocks Interrupts.

Operation: The interrupt delay switch, when on, inhibits setting of the interrupt request circuits.

2.1.4.5   Parity Run

Function: Provide a means of bypassing the error when an out-of-parity character is read out of core storage.

Operation: When the parity run switch is in the on position, errors do not stop the system. When the parity run switch is in the off position, the system stops at the end of the cycle in which the error is detected.

Caution
This switch must be returned to the off position before the system is returned to the customer.

2.1.4.6   Lamp Test Pushbutton

Function: Tests all lamps and SCR lamp drivers to see if they are in good condition.

Operation: Pressing the lamp test switch lights all indicator lamps.

2.1.5 Miscellaneous Switches

2.1.5.1   Power On/Off

Function: Provide for removing or applying power to the entire system. When off, 24 vac is still up and the convenience outlet power is on.

2.1.5.2   Alarm On/Off (SCA Machines only)

Function: This switch is located on the console keyboard and provides a means of turning off the SCA alarm in the CPU, should the program not do so for any reason.

2.1.5.3   Emergency Power Off

Function: Removes power to every unit of system including convenience outlets but not to the primary of the 24 vac supply.

Operation: Requires CE intervention to reset.

2.1.5.4   Power Supply Voltage Potentiometer

Function: Provides ability to set each dc voltage accurately. It can be used to help isolate marginal circuit conditions. Located on each supply.

Operation: Allows a 4% variation of processor dc voltages, one at a time. This is not considered a normal troubleshooting procedure.

Danger
The potentiometer is not mechanically stopped to prevent over voltage loss of power.

2.1.6 Indicators

There are two versions of the console indicator panel for the 1130:

1. 1131 machines with serial number 11601 and up and all machines below this serial number with the synchronous communications adapter (SCA) installed.
2. 1131 machines with serial numbers 11600 and lower provided that SCA is not installed.

2.1.6.1 Console

The following is a description of the indicators common to all console indicator panels.

Power On: No single indicator on the 1130 indicates the power-on condition. However, with power on, one or more of the status and/or console indicators light.

Instruction Address Register (IAR) has 16 positions and provides full-time indication.

Storage Address Register (SAR) has 16 positions and provides full-time indication. Positions 1 and 2 are used on machines with 32k and 16k core storage only (models 2 and 3).

Storage Buffer Register (B) has 16 positions and provides full-time indication.

Arithmetic Factor Register (D) has 16 positions and provides full-time indication.

Accumulator Register (A) has 16 positions and provides full-time indication.

Accumulator Extension Register (Q) has 16 positions and provides full-time indication.

Operation Register (OP) has five positions and provides full-time indication.

Operation Flags has flag bit (F5), tag bits (T6 and T7), and modifier bits (M8 and M9).

Condition Register has two positions and provides full-time indication of carry (C) and overflow (O).

Cycle Control Counter has six positions (32, 16, 8, 4, 2, and 1) and full time indication.

Interrupt Levels has five positions and indicates interrupt level.

Machine Cycle Indicators has seven positions, indicates type of I or E cycle and provides full-time indication.

Clock Cycle Indicators has eight positions, displays T Clock position when in single cycle operation and provides full-time indication.

Special Arithmetic Indicators has six positions and provides full-time indication. The positions are: add, arithmetic control (AC), shift control (SC), accumulator sign (AS), accumulator carry (TC), and zero remainder (ZR). Accumulator Carry (TC), Zero Remainder (ZR).

X7 Clock Indicator has one position,, displays X clock 7 when in single cycle operation and provides full-time indication.

Wait is on when CPU is in wait condition.

P1-P2 has two positions, uses parity bits to indicate when the half word read from core storage is even.

Index Register displays index register address.

2.1.6.2 Consoles with SCA

The following indicators are installed on the console panels for all 1131 machines with SCA, and on machines with a serial number of 11601 and up. The eight CE indicators (center section, second row from bottom, are shown in the figure below.

Location of Terminals

CE Lamp 1	B-A1A3B13	CE Lamp 5	B-A1A4B13
CE Lamp 2	B-A1A3D13	CE Lamp 6	B-A1A4D13
CE Lamp 3	B-A1A4B12	CE Lamp 7	B-B1M2B13
CE Lamp 4	B-A1A4D12	CE Lamp 8	B-B1M2D13

16239

(RDY) Ready: This indicator lights
when the data set is ready.
(ABL) Enabled: This indicator lights
when the 1130 program has enabled the
adapter to respond to a ring indicator
signal from the data set.
(REC) Receive: This indicator lights
when the adapter receive trigger is
on.
(TSM) Transmit Mode: This indicator
lights when the adapter is in the
transmit mode.
(BFR) Buffer Loaded: This indicator
lights when the buffer contains data
which has not yet been read out.
(CLK) Clock Running: This indicator
lights when the receive clock is
running.
(DI) Data In: This indicator lights
when the receive data line from the
data set is at a receive space level.
(CP) Character Phase: This indicator
lights when the adapter is operating
in character phase.

2.1.6.3ª Consoles without SCA

The following indicators are used on the
1130 machines with serial numbers of 11601
and lower which do not contain the SCA:

CE Indicators: There are 12 indicating
lamps located, two rows of six lamps in
the lower portion of the lamp panel.
These can be used to indicate circuit
conditions as needed.
    Input to each lamp is shown on ZL101.
The input level must be plus to light the
indicator.
    The lamps do not require an external
driver. Therefore, any normal signal
level may be used as an input without
concern for loading the circuit
excessively.

Example:

While stepping through a program, if
indication is desired each time the
'accumulator equal zero' flip-flop comes
on (KG221), wire CE indicator #1 to the
FF so that it indicates the on condition.
To accomplish this, wire B-A1E2B04 to B-
A1A3B13.

Location of Terminals

CE Lamp 1	B-A1A3B13	CE Lamp 7	B-B1M2B13
CE Lamp 2	B-A1A3D13	CE Lamp 8	B-B1M2D13
CE Lamp 3	B-A1A4B12	CE Lamp 9	B-B1N2D13
CE Lamp 4	B-A1A4D12	CE Lamp 10	B-B1N2B13
CE Lamp 5	B-A1A4B13	CE Lamp 11	B-B1N4B12
CE Lamp 6	B-A1A4D13	CE Lamp 12	B-B1N4D12

16231

2.1.6.4   Keyboard Console

Disk Unlock goes off with a cartridge in
place and the heads loaded and at 000.

Disk Ready is on as soon as +48v power
comes up. Indicates power on and processor
ready.

Run is on with the CPU in run mode and
the start key pressed.

Parity Check is on with the recognition
of a parity error; either halfword read
out of core storage is even and the parity
is not on.

Keyboard Select is on when a request for
keyboard interrupt has been serviced and
the keyboard is ready to operate.

Forms Check is on if the console printer
is out of paper.

Numeric Shift is on when the keyboard is
in the numeric mode. This indicator is
not present on machines with SCA installed
or serial numbers of 11674 and up.

Alpha Shift is on when the keyboard is
in the alpha mode. This indicator is not
present on machines with SCA installed
or serial numbers of 11674 and up.

2.2   CE MAINTENANCE CARDS

Two SLT cards are available for use in
maintaining the 1130 system.

1. The CE card which is included with the
   machine.
2. The CE indicator latch card which is
   optional, and must be ordered by the
   CE.

2.2.1 CE CARD

A CE card has been furnished in location A-B1F2. The card contains six circuits which can be used as minus ORs or plus ANDs. Each circuit may be wired, by using jumpers, as needed to aid in diagnosing problems or setting up multiple conditions for syncing a scope. Two or more circuits may be wired together to form a latch, etc. for diagnostic purposes.

Example #1.

The CE desires to sync the oscilloscope on B phase of T2 time.

1. Place T2 time into one leg on a CE AND circuit by jumpering B-A1D4B2 to A-B1F2D12.
2. Condition the other leg on the AND circuit with phase B by jumpering B-A1C4J10 to A-B1F2D13.
3. The sync output is taken off at A-B1F2D10 as a minus pulse.

Example #2.

In some cases of highly intermittent failures, it is desirable to have a circuit to monitor circuit conditions at the time of the failure.

On logic page XR291, there are several lines that give a read error. In the case of an intermittent failure, watching each line on an oscilloscope would be a tedious job.

The CE may wire a circuit monitor to do this watching for him (Figure 2-1).

When the input to the latch goes negative, the latch turns on and the second OR block inverts the minus output from the AND block for a plus input to the CE indicator lamp. The latch remains on until the reset key is pressed. When the indicator comes on, the line giving the read error has been found. The reset leg may be wired to a plus voltage level so that the latch cannot be turned off by the operator. In this manner, an error condition is indicated as long as power is not turned off.

2.2.2 CE Indicator Latch Card

An optional CE indicator latch card (part 5801358) is available from Mechanicsburg as a troubleshooting aid for SLT machines. Thirty-three inch jumpers (part 4203785) with SLT connectors for use with the latch card and replacement lamp assembly (part 5711078) are also available, as needed.

Figure 2-1.   Circuit Monitor

The CE latch is a 2-12 SLT card which plugs into the pin side of the SLT board. It can be plugged into any two vertically adjacent locations except edge connectors. The card is intended for use in socket locations with no discrete wiring; however, with care, it can be used in socket locations with no more than one discrete wire wrap on any pin. If the card is left on the SLT board for extended lengths of time, normal machine vibrations may cause it to work out on the pins and lose contact.

Plugging the card into the board provides voltages (+3, -3, +6) and ground only. The card was designed for use with medium and high speed SLT circuits which require +3 volts on pin D03.

Danger
Slow-speed circuits have +12 volts on pin D03. If there is any doubt, measure pin D03 with a voltmeter or scope.

Caution
The card must be plugged in with the lamp on top and the modules on the right. If the card is plugged in upside down or in the card side of the board, circuit damage may result.

The CE latch has an indicator bulb, a reset switch, a reset line, plus and minus sync points for scope triggering, and two 5-legged AND blocks ORd to turn on the latch. Inputs are brought to the card by jumpers.

Note: If only one input to an AND block is to be used, it must go to the high impedance input. If two or more inputs are used, one must go to the high impedance input. These high impedance inputs are so designed that the CE latch is not set if the input is floating.

The CE latch can be used in a variety of ways. Some of them, with examples, are listed below:

1. **Baby Sitter** To find out if several inputs are all plus at the same time, plug the card into the pin side of the SLT board and jumper the suspected lines to one of the AND blocks. Be sure that one of the jumpers goes to the high impedance input. If all the lines go plus together, the latch will turn on and light the indicator. Reset the latch by pressing the reset button on the card.

2. **Meter or Scope Substitute** A scope may show a line at or near ground level which may or may not be floating. Jumper the line to the appropriate high impedance input. If the line is floating, the latch will not set. If the line is not floating, the latch will set.

Figure 2-2.   CE Indicator Latch Card

3. **One-Time Pulse Detection** If a line should not change during a particular sequence of events, jumper the line to the appropriate high impedance input. For example, if the line is plus and should never go minus, jumper it to the minus high impedance input. If the line changed value or had a pulse on it, the latch will turn on.

2-8   (9/67)

4. <u>Scope Sync Point</u> The necessary signal
   lines for the syncing condition can
   be jumpered to one of the AND blocks.
   Jumper a reset signal, such as a clock
   pulse, to the reset line on the card.
   The latch will then turn on with the
   ANDing conditions and turn off under
   control of the reset line, furnishing
   a stable sync point. The scope sync
   lead is plugged into the plus or minus
   sync point on the latch card.
5. <u>Temporary Fix</u> Turn the latch on and
   reset as described in item 4. Use
   either the plus or minus sync output
   to condition circuit requiring the
   temporary fix.

2.3 CONSOLE PRINTER AND KEYBOARD

The printer is mounted to allow a 90
degree rotation for access to the base
of the printer. Printer signal and power
cables can be disconnected by the CE for
problem isolation and replacement. The
printer is capable of OLSA operation for
installation test out and off line
maintenance when feasible. The keyboard
is mounted such that tilting does not
affect contacts or adjustments.
The CE can disconnect the keyboard signal
cable for isolation.

2.4 DISK STORAGE (1131 Models 2 and 3).

The disk storage drive can be taken off
line by disconnecting the signal cable.
The CE switches function only when the
disk drive is off line. Operation of the
1131 CPU is not affected when the disk
drive is off line. The disk storage
adapter provides modulo 4 checking of
write and read data. The access location
must be verified by the program. The
disk storage is basic to all 1130 Models
2 and 3.

2.4.1 Controls

2.4.1.1 CE Switches

The CE switches located on the back of
the drive are inoperative when the machine
is on line. When the signal cable is
disconnected, the drive is placed in read
select mode of operation and the disk
storage may be controlled by the switches.

<u>Head Select:</u> This toggle switch allows
the CE to select either head as input to
the read circuit.

<u>Step Control:</u> This switch is of the
momentary contact type when moved in the
single direction. The carriage makes one
step each time the switch is operated in
the single direction.
   The step control switch locks the
carriage into a continuous stepping mode
when operated and causes the carriage to
step continuously at a 15 ms rate. This
operation is particularly useful when
performing adjustments on the two access
control SLT cards.

<u>Stepping Mode:</u> This switch controls the
number of tracks moved for each actuator
step. When in the 10 mil position, each
step of the carriage moves the heads one
track position. When in the 20 mil
position, each step moves the heads two
track positions.

<u>Direction:</u> This toggle switch allows the
CE to select the direction of carriage
movement when stepping. Select forward
when motion toward the spindle is desired,
and reverse when the opposite direction
is desired.
   More details on the diagnostic
procedures for the disk storage may be
found in the IBM FEMM <u>Single Disk Storage</u>
(Serial 00000-39999).

2.4.1.2 Disk On/Off

<u>Function:</u> Provides for removing or
applying ac power to the disk drive unit.

Operation:
1. Controls the drive motor.
2. Provides, indirectly, the head load and unload facility.

2.4.2 Indicators

The indicators for the disk storage drive are located on the keyboard console (refer to paragraph 2.1.6.4).

SECTION 2. FEATURES

2.5   1442 CARD READ PUNCH, MODELS 5, 6, and 7

All operational checks on the 1442 must be performed on-line. Punch and read error checking is performed in the adapter. The DSW provides error indication to the program and lights on the 1442 provide indication to the operator. Data read or punch errors drop ready on the 1442 but do not stop the system except by program control. Any error stops the 1442 operation and signals the program by the DSW.

2.5.1 Controls

This section describes the switches on the 1442 and their functions.

2.5.1.1   CE Switch

The CE switch controls the ac power to the 1442 so that mechanical adjustment may be made while the system power is up.

2.5.1.2   Start Key

To run in:

1. Turn power switch on.
2. Check that the card path is empty.
3. Place cards in the hopper.
4. Press the start key to feed one card.
5. The ready light comes on. To restore the machine to ready status after manual stop, press the start key.

2.5.1.3   Stop Key

Removes the machine from ready status.

2.5.1.4   Non-Process Runout Key

This key causes cards to be ejected from the card path without being processed. The key is ineffective unless the reader punch is removed from ready status and the hopper is empty.

2.5.2 Indicators

The following is a description of the indicators on the 1442.

2.5.2.1   Power On Light

Indicates that the ac and dc power is applied to the reader punch control circuits.

2.5.2.2   Ready Light

Indicates that the reader punch is prepared to accept instructions from the processing unit. The following conditions are required.

1. Power must be on.
2. Cards are registered at the read station.
3. Cards are in the hopper.
4. Stacker is not full.
5. Check light is off (no card jam or feed failure conditions).
6. Chip box is not full or removed.

2.5.2.3   Check Light

Indicates that one of the following error conditions displayed on the backlighted panel has occurred. Any one of these removes the 1442 from the ready status.

1. Hopper - Indicates that a card failed to feed from the hopper.
2. Read Station - Indicates a read station jam or a defective phototransistor or lamp.
3. Punch Station - Indicates a jam at the punch station.
4. Transport - Indicates a jam in the stacker transport area.
5. Feed Clutch - Indicates that the clutch failed to latch up thus causing an extra feed cycle to be taken.
6. Read Registration - Indicates the first two readings of each card hole were not equal during the read cycle.
7. Punch - Indicates that the punch echo data did not equal the punch data.

The check light, along with the corresponding error condition, is turned off by the following action:

1. Remove jammed cards, if any, from the card path with the CE switch turned off.
2. Mispositioned card, or read, or punch error - run out cards with NPRO key.

2.5.2.4   Chip Box Light

Indicates that the punch chip box is full or has been removed.

2.6   1132 PRINTER

All operational checks on the 1132 must
be performed on-line. Error checking is
done in the attachment circuits. Error
indication is provided to the program by
the DSW, and to the operator by lights
on the 1132.

2.6.1   Controls

The manual controls provide manual
operation of some printer functions which
are independent of the program. The
indicators provide visual indication of
printer functions.

2.6.1.1   Power On/Off

This switch controls power to the main
printer drive motor and to the 48 volt
magnet supply.

2.6.1.2   Start Key

Initiates the printer ready status.

2.6.1.3   Stop Key

Takes the printer out of ready status at
the completion of the current program
step.

2.6.1.4   Carriage Space Key

Pressing of the key single spaces the
printer paper carriage. This key functions
only when the printer is in not ready
status.

2.6.1.5   Carriage Restore Key

Restores the paper carriage to the hole
in channel #1. This key functions only
when the printer is in not ready status.

2.6.1.6   Carriage Stop Key

Stops the carriage immediately and takes
the printer out of ready status on
completion of the current program step.

2.6.1.7   CE Switch

Controls ac power to the main printer
drive motor and to the 48 volt magnet
supply.

2.6.2 Indicators

2.6.2.1   Power On

The light on indicates that the motor is
on and the 48 volts power is up.

2.6.2.2   Ready

Light comes on with power on, forms in
place, and start key pressed.

2.6.2.3   Form Check

Indicates need for more paper forms on
the printer.

2.6.2.4   Print Scan Check

Set when printer cycle steal cycles are
taken before the program has completely
set up the print scan field.

2.7   1627 PLOTTER

2.7.1   Controls

The plotter controls provide manual
operation of plotter functions
independently of programming. The plotter
controls are mounted on front panel of
the 1627.

2.7.1.1   Power On/Off

The power on/off switch connects 115 volts
ac from the P5 connector on the rear of
the recorder to the cooling fan and the
power supply transformer. A neon
indicator, located directly below the
switch, is lighted whenever the switch
is on.

2.7.1.2   Carriage Fast Run

The carriage fast run switch allows the
pen carriage to be stepped rapidly to the
left or right at the rate of 120 steps
per second. The switch may be used to
move the carriage to any desired area of
the graph, or for operational checkout
of the carriage control circuits and the
carriage step motor.

2.7.1.3　Carriage Single Step

The carriage single step switch allows the pen carriage to be moved in single step (1/100") increments either to the left or right. This control, in combination with the drum single step control, permits the operator to accurately align the carriage on a point or fixed coordinate on the graph.

2.7.1.4　Chart Drive On/Off

The chart drive on/off switch allows the operator to disable the front and rear chart takeup motors. This permits the use of single sheets of graph paper in place of the paper rolls.

2.7.1.5　Pen Up/Down

The up/down switch provides a means of manually raising and lowering the pen from the surface of the drum.
　When the recorder is first turned on, or if the pen is removed and replaced when the pen is in the up position, the pen can remain down. When this occurs, turn the switch first to the down position, then to the up position.

2.7.1.6　Drum Fast Run

The drum fast run switch allows the drum to be stepped rapidly up or down at the rate of 120 steps per second. The switch is used in the same manner as the carriage fast run control to move the pen to any desired area of the graph, or for operational checkout of the drum control circuits and the drum step motor.

2.7.1.7　Drum Single Step

The drum single step switch allows the drum to be moved in single step (1/100") increments either up or down. This control, in combination with the carriage single step control, permits the operator to accurately align the pen on a point or fixed coordinate on the graph.

2.7.1.8　Carriage Scale Factor Adjustment (Model 2 Only)

A carriage travel scale factor adjustment is provided for the purpose of varying the carriage travel to compensate for stretch or shrinkage in the graph paper.

2.7.2　Indicators

There are no indicators for the 1627 Plotter.

2.8　1134 PAPER TAPE READER

Operational checks must be performed on-line.

2.9　1055 PAPER TAPE PUNCH

2.9.1　Controls

This section describes the controls for the 1055 Paper Tape Punch.

2.9.1.1　Feed Key

Pressing the feed key energizes the punch clutch and the B, 8, 4, 2, 1 interposer magnets to punch successive idle or feed characters.

2.9.1.2　Delete Key

Pressing the delete key energizes the punch clutch and all interposer magnets (except channel 8) to punch a delete character.

2.9.2　Indicators

There are no indicators for the 1055 Paper Tape Punch.

2.10　STORAGE ACCESS CHANNEL

There are no switches, indicators, or controls associated with SAC.

2.11　SYNCHRONOUS COMMUNICATIONS ADAPTER

2.11.1　Controls

This section describes the controls for the Synchronous Communications Adapter (SCA).

2.11.1.1　STR/BSC Switch

This toggle switch in the STR position places the adapter in the STR mode of operation. In the BSC position the adapter operates in the binary mode.

2.11.1.2 Speed Selection Switch

This rotary switch is set to establish the number of bits per second which may be transmitted or received, as determined by the data set, and the type of remote terminal with which communication is taking place. This switch also has a single-pulse position for CE use.

2.11.1.3 Single Cycle Pushbutton

This pushbutton switch is used by the CE to aid in maintaining the adapter. With the speed selection switch in a position other than single pulse, pressing the pushbutton starts a cycle of one bit duration. With the speed selection switch in the single pulse position, pressing the pushbutton steps the SCA clocks one position. The pushbutton must be pressed a total of 32 times to step through one bit time in the single pulse mode.

2.11.1.4 CE Mode Switch

This switch is used by the CE in maintaining the adapter. This switch must be turned off for normal adapter operations. The CE mode switch must be on to allow the single cycle pushbutton and the space/mark switch to function.

2.11.1.5 Space/Mark Switch

This switch is effective only when the CE mode switch is on. It determines the level of the incoming data line, simulating a 1 being received when set to the mark position and a 0 when set to the space position.

2.11.2 Indicators

The indicators for the SCA are on the Console Indicator Panel (refer to paragraph 2.1.6.2).

2.12 2501 CARD READER

The 2501 Card Reader is used on the 1131 Models 2 and 3. Operational checks must be performed on-line. Read error checking is performed in the adapter. The DSW provides error indication to the program, and lights on the 2501 provide indication to the operator. Data read errors drop ready on the 2501 but do not stop the system except by program control. Any error stops the 2501 operation and signals the program by the DSW. The 2501 requires the 208 vac 60 Hz Feature on 1131 Models 2A and 2B.

2.12.1 Controls

This section describes the switches on the 2501 and their functions in 2501 operations.

2.12.1.1 Normal On/CE Mode Off Switch

The normal on/CE mode off switch, on the power supply cover, must be in the normal on position while the 2501 is operating with the system. When the switch is set on CE MODE OFF, the ac voltage is disconnected from the:

1. Drive motor.
2. DC power supply (+2.5 and +24 volts).
3. Process meter.

2.12.1.2 Start Key

To run in:

1. Turn power switch on.
2. Check that the card path is empty.
3. Place cards in the hopper.
4. Press the start key to feed one card.
5. The ready light comes on.

To restore the machine to ready status after manual stop, press the start key.

2.12.1.3 Stop Key

Removes the machine from ready status.

2.12.1.4 Non-Process Runout Key

This key causes cards to be ejected from the card path without being processed. The key is ineffective unless the reader punch is removed from ready status and the hopper is empty.

2.12.1.5 Lamp Test Switch

The lamp test switch, on the CPU console, activates all of the 2501 operator panel lamp drivers. Burned out lamps are easily located by using this switch.

2.12.2 Indicators

This section describes the indicators on the 2501.

2.12.2.1 Power On Light

Indicates that the ac and dc power is applied to the reader punch control circuits.

2.12.2.2   Ready Light

This light indicates that the 2501 is ready to accept instructions from the CPU. The following conditions must be satisfied for the ready light to be on:

1. Power on.
2. Cards in hopper, except during last card sequences.
3. Card in preread station, except during last card sequences.
4. Neither of the following error conditions on:
   a.   Feed Check.
   b.   Attention.
5. Machine not stopped with stop key.

2.12.2.3   Feed Check Light

This light is turned on when a card is mispositioned in the card path or when certain equipment malfunctions occur. When turned on by a mispositioned card, the feed check light can be turned off with the following procedure:

1. Empty the hopper.
2. Raise the machine cover.
3. Clear the card path of all cards.
4. Close the machine cover.
5. Press the nonprocess runout key.

The feed check light turns off the ready light.

2.12.2.4   Read Check Light

This light indicates that a card is sufficiently mispositioned to impair reading. The light is turned off by pressing the NPRO key.

2.12.2.5   Attention Light

This light indicates an open cover or a full stacker. The light is reset by correcting the condition. The attention light turns off the ready light.

2.13   1231 OPTICAL MARK PAGE READER

The 1231 Optical Mark Page Reader is attached to the 1131 Models 2 and 3. Operational checks are performed with the 1231 on-line. Error checking is performed in the adapter circuits. Error indication is provided to the program by the DSW, and to the operator by lights on the 1231. The 1231 requires the 208 vac 60 Hz Feature on 1131 Models 2A and 2B.

2.13.1 Controls

The controls on the 1231 provide manual operation of some 1231 functions which are independent of the program.

2.13.1.1   Start Key

A depression of the start key feeds the first data sheet and establishes continuous running conditions with two exceptions:

(1) If the feed mode switch on the 1231 is set to continuous, the feed circuits are interlocked with the program of the processing system and will not feed the first sheet until the processing system is placed in an operating status, and (2) if the reader is in a load program cycle, the program control sheet feeds and the control bits are stored.

2.13.1.2   Stop Key

A depression of the stop key halts document feeding and lowers the hopper plate to facilitate the loading of more data sheets.

2.13.1.3   Reset Key

A depression of the reset key raises the hopper to the feed position and resets the electronic circuitry. Check or error conditions should be corrected before pressing the reset key.

2.13.1.4   Program Load Key

A depression of the program load key clears the delay line storage of previously stored data, and conditions the machine for program loading. This key is lighted during the program load cycle.

2.13.1.5   Master Mark Switch

The master mark switch is active only on machines equipped with the master mark special feature. This switch controls the capability of the optical mark page reader to recognize a master mark on the right edge of the data sheet. When this switch is on, the recognition of a master mark causes the data in the first ten positions of storage to be cleared and new master-mark data to be accepted.

2.13.1.6   Feed Mode Switch

The feed mode switch has two settings:
continuous and on-demand. When the switch
is set to CONTINUOUS, documents feed
continuously. This setting requires the
processing unit program to give a read
instruction within 150ms after buffer
full in the 1231. Buffer full can occur
as frequently as once every 1585 ms.
When the switch is set to ON-DEMAND,
feeding is controlled from the system
program. The next document will not feed
until the contents of the delay line (from
the previous document) is transferred to
the computer.

2.13.1.7   Check Length Switch

Three check-length switches are located
on the operator's panel, one for each of
three sets of switches associated with
fields. These switches have two settings:
segment and word. The setting defines
the length of the item as it will be
checked for each field. The segment
setting will check the five positions of
a segment; the word setting will check
all ten positions of a word.

2.13.1.8   Select Condition Switches

Each of the three select switches has
four settings: off, no mark, multi-mark,
and other-than-one. Each switch is
associated with a check-length switch and
one of the three fields. The settings
represent the conditions in a given field
under which a document will be directed
to the select stacker.

2.13.1.9   Read Mode Switches

Switches for Mark Discrimination: These
three switches, each associated with a
set of field-checking switches, determine
the conditions of mark discrimination.
Each read mode switch has four settings:
single response, multiple response, single
response-select uncertainties, and multiple
response-select uncertainties. See Mark
Recognition and Discrimination in this
publication for a detailed description
of each switch setting.

Control Timing Marks Switch: This switch
enables the 1231 to eliminate the 75 ms
delay associated with the timing-mark
checking feature. The switch has two
settings, yes and no. YES is used when
the documents to be processed have the
six extra control-timing marks needed for
IBM 1230 operation. NO is used when no
control timing marks are on the documents;
the 75 ms delay is eliminated.

2.13.1.10   Timing Mark Check Switch

This switch is an 11-position rotary
switch with settings numbered 0 through
9 and off. The switch is preset by the
operator to match the units-position count
of timing marks on the data sheets to be
processed. For example; if there were
106 timing marks on a document to be
processed, the switch would be set at 6.

2.13.2   Indicators

The indicators provide visual indications
of 1231 functions.

2.13.2.1   Start Key Light

The start key, when lit, indicates that
the machine is in a ready state. The
light goes off when the start key is
pressed, and the light remains off until
the machine is again conditioned to the
ready state.

2.13.2.2   Feed Check Light

This light indicates a sheet jam, a
misfeed, a double-sheet feed, a full
stacker, or an empty hopper. These
conditions cause the machine to stop, and
the condition must be corrected before
the light can be turned off by pressing
the reset key.

2.13.2.3   Process Check Light

This light indicates the following
conditions:

1. A parity error in storage logic.
2. The count of data-sheet timing marks
   is not in agreement with the setting
   of the timing-mark switch.
3. Failure of processing unit to take
   data from the B-reg before the A-reg
   loaded new data into it. See 1231
   Data Flow.
4. A logic or delay line failure when:
   a. No control bits are loaded into
       the master line during the reading
       of a program control sheet.
   b. No data bits are loaded during the
       reading of a data sheet. (Blanks
       normally load a C-bit.)

Note: On the 1231, the process check
light also turns on if the number of
timing marks on the detail data sheet
does not equal at least the number of
words programmed to read by the program
control sheet.

2.13.2.4　Read Light

This light indicates that the read head lamp is burned out or weak. If depressing the reset key does not turn off the read light indicator the read head lamp should be replaced.

2.13.2.5　System Stopped Light

This light is turned on whenever the processing system is stopped while connected to the 1231.

2.13.2.6　Refeed Select Document Light

This light comes on whenever one or more of the following conditions occurs (the last document in the select stacker must be reprocessed):

1. A multi-mark is detected during the reading of the master-mark document.
2. An uncertainty is detected during the reading of the program control sheet.
3. An uncertainty, without an accompanying dark mark, is detected during the reading of the master-mark sheet.
4. A read instruction during continuous mode operation is received too late.
5. A process check occurs and a new sheet has started to feed (in continuous feed mode only).

Figure 6-1.   1131 Central Processing Unit: View From Left Front.

Figure 6-2. 1131 Central Processing Unit: View From Right Rear.

Figure 6-3.   1131 Central Processing Unit: I/O Connectors

Figure 6-4.   1131 Central Processing Unit with Midpack Power Supplies:
View from Left Front.

Disk Storage

TB-1

CE Switch

Voltage
Sense Cord

CE
Convenience
Outlet

Sequence
Box

TB-4

208 vac
Stepdown
Transformer
for I/O Devices

Bulk Power
Supply

AC Line
Cord

Output from
Line Filter to
Sequence Box

16262

Figure 6-5.   1131 Central Processing Unit with Midpack Power Supplies:
View from Right Rear.

Figure 6-6. Core Storage Blister for 1131 Models 2C, 2D, 3B, 3C, and 3D:
            View from Right Front

Figure 6-7.   Core Storage Blister for 1131 Models 2C, 2D, 3B, 3C, and 3D:
               View From Left Rear

Figure 6-8.   Core Storage Arrays

Figure 6-9.   Console Printer and Keyboard

16263

*Used only when Alpha key is installed.

Figure 6-10.   Keyboard: Top View

Restoring Magnet

Restoring Ball Contact   Latch Contacts   Restoring Ball   Restoring Magnet

Latch Pull Bars

Restore
Keyboard
Keystem Contact

Alpha*
Keystem Contact   Keystem Restoring Wire

Numeric
Keystem Contact

*Used only when Alpha key is installed.

Figure 6-11.   Keyboard: Bottom View

Refer to Wiring Diagram for Characters by stems.

Figure 6-12.   Keyboard Keystem Numbering

Disk Unlock   File Ready   Reset KB   Int Req

Run   Parity Check

Program Start   IMM Stop

KB Select   Forms Check

Program Stop   Reset

Numeric   Alph   Numeric   EOF   Erase Field   Alph   Load IAR   Program Load

On   Console
Power
Off   Keyboard

Status Indicator Panel

Data Input Keyboard

Control Switch Panel

22258

A.   Machines with Serial Numbers below 11674 which do not have SCA.

LIGHTS

ON   ALARM   OFF   SPARE

DISK UNLOCK   DISK READY

RUN   PARITY CHECK

K.B. SELECT   FORMS CHECK

REST KB

INT REQ

EOF

ERASE FIELD

NUM

SPACE BAR

SWITCHES

ON   POWER   OFF   CONSOLE KEYBOARD   KEYBOARD

PROGRAM START   IMM STOP

PROGRAM STOP   RESET

LOAD IAR   PROGRAM LOAD

161668

B.   Machines with SCA or Serial Number 11674 and up.

Figure 6-13.   Console Keyboard.

A. Machines with Serial Numbers
   11477 or Lower.

Figure 6-14. CE Panel

B. Machines with Serial Numbers
    11478 and Up.

16264

A. Machines with Serial Numbers Below 11601 and without SCA.

Panel A labels:

INSTRUCTION ADDRESS 2 15
STORAGE ADDRESS 2 15
STORAGE BUFFER 0 15
ARITHMETIC FACTOR 0 15
ACCUMULATOR 0 15
ACCUMULATOR EXTENSION 0 15

EPO

T0 T1 T2 T3 T4 T5 T6 T7
I1 I2 IX IA E1 E2 E3 X7
P1 P2 W Add AC SC
         AS TC ZR
1 2 3 4 5 6
7 8 9 10 11 12

OPERATION REGISTER 0 1 2 3 4
OPERATION FLAGS F5 T6 T7 M8 M9
INDEX REGISTER 1 2 3
INTERRUPT LEVELS 0 1 2 3 4 5
CYCLE CONTROL COUNTER 32 16 6 4 2 1
CONDITION REGISTER C O

Int Run
SMC — Run — SI
SS — Disp
Load

22256

B. Machines with SCA or Serial Numbers 11602 and Up.

Panel B labels:

INSTRUCTION ADDRESS 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15
STORAGE ADDRESS 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15
STORAGE BUFFER 0 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15
ARITHMETIC FACTOR 0 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15
ACCUMULATOR 0 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15
ACCUMULATOR EXTENSION 0 1 2 3 | 4 5 6 7 | 8 9 10 11 | 12 13 14 15

T0 T1 T2 T3 T4 T5 T6 T7
I1 I2 IX IA E1 E2 E3 X7
P1 P2 W ADD AC SC
         AS TC OR
1 2 3 4 5 6 7 8
RDY ABL REC TSM BFR CLK DI CP

OPERATION REGISTER 0 1 2 3 4
OPERATION FLAGS F5 T6 T7 M8 M9
INDEX REGISTER 1 2 3
INTERRUPT LEVELS 0 1 2 3 4 5
CYCLE CONTROL COUNTER 32 16 8 4 2 1
CONDITION REGISTER C O

16165

Figure 6-15. Console Display Panel.

— cut here —

Y26-5977-3